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Abstract
A new approach to sequential veriﬁcation of designs at diﬀerent levels of abstrac-
tion by symbolic simulation is proposed. The automatic formal veriﬁcation tool
has been used for equivalence checking of structural descriptions at rt-level and
their corresponding behavioral speciﬁcations. Gate-level results of a commercial
synthesis tool have been compared to speciﬁcations at behavioral or structural
rt-level. The speciﬁcation need not be synthesizable nor cycle equivalent to the
implementation. In addition, a future application of the method to property
veriﬁcation is proposed.
Symbolic simulation is guided along logically consistent paths in the two de-
scriptions to be compared. An open library of diﬀerent equivalence detection
techniques is used in order to ﬁnd a good compromise between accuracy and
speed. Decision diagram (OBDD) based techniques detect corner-cases of equiv-
alence. Graph explosion is avoided by using the results of the other equivalence
detection techniques and by representing only small parts of the veriﬁcation
problem by decision diagrams. The cooperation of all techniques as well as good
debugging support are made feasible by notifying detected relationships at equiv-
alence classes instead of manipulating symbolic terms.
Keywords:
formal veriﬁcation, symbolic simulation, equivalence checking, sequential veriﬁ-
cation, hardware veriﬁcation, gate-level, rt-level
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Kurzfassung
Ein neuer Ansatz zur sequentiellen Veriﬁkation von Entwu¨rfen auf verschiedenen
Abstraktionsebenen durch symbolische Simulation wird vorgestellt. Das automa-
tische formale Veriﬁkationswerkzeug wurde dazu verwendet, die A¨quivalenz von
strukturellen Beschreibungen auf Registertransferebene und den entsprechen-
den Verhaltensspeziﬁkationen nachzuweisen. Die Ergebnisse eines kommerziellen
Synthesewerkzeugs auf Gatterebene konnten mit Verhaltens- bzw. Strukturbe-
schreibungen auf Registertransferebene verglichen werden. Es ist nicht erforder-
lich, daß die Speziﬁkation synthetisierbar oder takta¨quivalent zur Implemen-
tierung ist. Ferner wird eine Anwendungsmo¨glichkeit der Methode zur Eigen-
schaftsveriﬁkation vorgeschlagen.
Die symbolische Simulation wird entlang logisch konsistenter Pfade in den
Beschreibungen durchgefu¨hrt. Eine erweiterbare Bibliothek verschiedener Tech-
niken zur A¨quivalenzerkennung erlaubt es, einen gu¨nstigen Kompromiß zwischen
Genauigkeit und Geschwindigkeit zu erzielen. Auf Entscheidungsdiagrammen
(OBDD) basierende Methoden erkennen seltene Fa¨lle der A¨quivalenz symbo-
lischer Terme. Durch Einbeziehung der Resultate der anderen Techniken zur
A¨quivalenzerkennung gelingt es, die Gro¨ße der Graphen zu kontrollieren. Außer-
dem bilden die Entscheidungsdiagramme lediglich kleine Ausschnitte des Veriﬁka-
tionsproblems ab. Die Kooperation aller Techniken und eine eﬃziente Unter-
stu¨tzung der Fehleranalyse werden ermo¨glicht, indem Erkenntnisse u¨ber Term-
beziehungen an A¨quivalenzklassen vermerkt werden, anstatt die symbolischen
Terme selbst zu manipulieren.
Schlu¨sselwo¨rter:
formale Veriﬁkation, symbolische Simulation, A¨quivalenzpru¨fung, sequentielle
Veriﬁkation, Hardwareveriﬁkation, Gatterebene, Registertransferebene
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Re´sume´
Nous proposons une nouvelle me´thodologie de simulation symbolique, permet-
tant la ve´riﬁcation des circuits se´quentiels de´crits a` des niveaux d’abstraction
diﬀe´rents. Nous avons utilise´ un outil automatique de ve´riﬁcation formelle aﬁn
de montrer l’e´quivalence entre une description structurelle pre´cisant les de´tails
de re´alisation et sa spe´ciﬁcation comportementale. Des descriptions au niveau
portes logiques issues d’un outil de synthe`se commercial ont e´te´ compare´es a` des
spe´ciﬁcations comportementales et structurelles au niveau transfert de registres.
Cependant, il n’est pas ne´cessaire que la spe´ciﬁcation soit synthe´tisable ni qu’elle
soit e´quivalente a` la re´alisation a` chaque cycle d’horloge. Ulte´rieurement cette
me´thode pourra aussi s’appliquer a` la ve´riﬁcation des proprie´te´s.
La simulation symbolique est exe´cute´e en suivant des chemins dont l’outil
garantit la cohe´rence logique. Nous obtenons un bon compromis entre pre´cision
et vitesse en de´tectant des e´quivalences graˆce a` un ensemble extensible de tech-
niques. Nous utilisons des diagrammes de de´cisions binaires (OBDD) pour
de´tecter les e´quivalences dans certains cas particuliers. Nous e´vitons l’explosion
combinatoire en utilisant les re´sultats des autres techniques de de´tection et en
ne repre´sentant qu’une petite partie du proble`me a` ve´riﬁer par des diagrammes
de de´cisions. La coope´ration de toutes les techniques, et la ge´ne´ration de traces
permettant la correction d’erreurs, ont e´te´ rendues possibles par le fait que nous
associons des relations a` des classes d’e´quivalence, au lieu de manipuler des ex-
pressions symboliques.
Mots-cle´s:
ve´riﬁcation formelle, simulation symbolique, ve´riﬁcation d’e´quivalence, ve´riﬁca-
tion se´quentielle, ve´riﬁcation de mate´riel, niveau des portes logiques, niveau
transfert de registres
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Chapter 1
Introduction
Verifying the correctness of hardware designs is crucial in order to avoid substan-
tial ﬁnancial losses. Detecting a bug late in the design cycle can block important
design resources and deteriorate the time-to-market. Validating a design with
high-conﬁdence and ﬁnding bugs as early as possible is therefore mandatory for
chip design.
Numerical simulation with test-vectors is incomplete since only a non-exhaus-
tive set of cases can be tested. It is also costly, as well in the simulation itself
as in generating and checking the tests. Formal hardware veriﬁcation covers all
cases completely, and gives therefore a reliable positive conﬁrmation if the design
is correct.
The automatic formal veriﬁcation technique described in this work combines
symbolic simulation with a hierarchy of equivalence checking methods, including
decision diagram based techniques. A complete veriﬁcation of all cases is possible
in contrast to numerical simulation since symbolic values are used. One sym-
bolically simulated path corresponds in general to a large number of numerical
simulation runs. During the symbolic simulation, relationships between symbolic
terms are detected and recorded. A given veriﬁcation goal like equivalence of the
contents of relevant registers is checked at the end of each symbolic path.
Applications of formal veriﬁcation techniques can be classiﬁed roughly in two
types. Property veriﬁcation checks whether a single design has some essential
properties. Equivalence checking compares two descriptions of the same design
and veriﬁes whether a deﬁned equivalence relation holds. The symbolic sim-
ulation technique has been successfully applied to equivalence checking of de-
scriptions at diﬀerent levels of abstraction. Therefore, the presentation of the
approach in this document focuses on these veriﬁcation problems, where experi-
mental evidence exists. A possible future application to property veriﬁcation is
proposed.
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The sequential behavior of two equivalent descriptions need not be identi-
cal. For example, signiﬁcant modiﬁcations are often necessary to meet various
requirements like costs, synthesizability, speed, timing constraints, power con-
sumption etc. Equivalence often means that the speciﬁcation and the implemen-
tation should produce the same result, but after a diﬀerent number of control
steps. Our symbolic simulation approach copes with such sequential veriﬁcation
problems, i.e., several control steps have to be considered to demonstrate the
veriﬁcation goal. An important advantage is the good debugging support of the
automatic tool which can provide meaningful information about a counterexam-
ple to localize the design error.
Chapter 2 surveys the approach and presents the basic ideas. The application
area and the scope of veriﬁcation are described. Related work is discussed in
chapter 3. Chapter 4 presents the implementation of the symbolic simulation
approach in detail. Detecting the equivalence of symbolic terms is described sep-
arately since it represents the main part of the symbolic simulator. Chapter 5
presents the equivalence detection techniques used on the ﬂy during the sym-
bolic simulation. The more powerful, but less time-eﬃcient equivalence detection
based on decision diagrams is described in chapter 6. Experimental results and
a conclusion are given in chapter 7 and 8.
Chapter 2
Overview of the Symbolic
Simulation Approach
Section 2.1 discusses the essentials distinguishing our symbolic simulation ap-
proach from other methods. The veriﬁcation scope is presented in section 2.2.
Two examples, which cover only a small part of the application area, are used
in section 2.3 to introduce the approach. Section 2.4 discusses how the values of
registers being assigned in several cycles are distinguished. The representation
of the descriptions for symbolic simulation is described in section 2.5.
Section 2.6 motivates why detecting equivalences of terms is the key for sym-
bolic simulation. The use of equivalence classes during symbolic simulation is
discussed. The principles of our hierarchical equivalence detection, which in-
cludes decision diagram based techniques, are given.
The presentation of the symbolic simulator in this work assumes for brevity
that the veriﬁcation goal is equivalence checking. Section 2.7 describes how
other veriﬁcation goals, in particular, property veriﬁcation can be checked by
the symbolic simulator, too. Finally, section 2.8 gives a short overview of the
basic symbolic simulation algorithm.
2.1 Principles of Symbolic Simulation
The purpose of our veriﬁcation approach is automatic sequential veriﬁcation.
Symbolic simulation is combined with a hierarchy of equivalence checking meth-
ods with increasing accuracy in order to optimize overall veriﬁcation time without
giving false negatives. Decision diagrams are ﬂexibly used to detect corner-cases
of equivalences. Only small parts of the veriﬁcation problem are represented by
decision diagrams to avoid graph explosion.
Sequential veriﬁcation techniques relying on state space exploration cope with
diﬀerent abstraction levels but suﬀer from the state space explosion problem,
3
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which limits their application area. Our symbolic simulation approach avoids
state space traversal and copes also with memories.
Techniques denoted ”symbolic simulation” or ”symbolic evaluation” have been
developed since the 1970s, chapter 3 gives some examples. The following essen-
tials which are explained more detailed in the rest of the work distinguish our
symbolic simulation approach, and permit a sequential veriﬁcation at diﬀerent
levels of abstraction:
• symbolic terms are never manipulated, e.g., by canonizing or rewriting
them; detected relationships, e.g., equivalence of terms are notiﬁed at
equivalence classes instead;
• simulation is guided along valid, i.e., logically consistent paths in the de-
scriptions instead of reducing the veriﬁcation problem to a single formula
which is checked afterwards;
• in most of the cases, only the information in the equivalence classes of the
direct arguments is used to reveal equivalence between terms, i.e., tracing
the expression trees of the arguments is avoided to permit a fast simulation;
• several register assignments along a valid path are explicitly distinguished
instead of rewriting the register with the expressions assigned to it; there-
fore, term-size explosion is avoided.
Our contribution avoids a number of well-known deﬁciencies of other techniques
which are discussed in chapter 3:
• theorem proving techniques require signiﬁcant user interaction for our veri-
ﬁcation problems although they have a larger application area using general
algorithms; our veriﬁcation is automatic;
• techniques depending on state space exploration are not able to cope with
the large state spaces of our examples;
• several techniques generate ﬁrst a single huge formula to be checked af-
terwards; the formulas resulting especially from sequential veriﬁcation at
structural rt- or gate-level are often too complex for formula checkers; con-
structing a corresponding decision diagram for the veriﬁcation problem
leads to graph explosion; our techniques use decision diagrams, too, but
only to check eﬃciently small parts of the problem.
A practically important advantage of the symbolic simulator is its good debug-
ging support. Meaningful information about a counterexample or the successful
veriﬁcation can be provided. Veriﬁcation is independent of the synthesis tools
used, and copes with manual modiﬁcations by the designer.
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2.2 Veriﬁcation Scope
The symbolic simulator performs automatic interpreted sequential veriﬁcation:
• automatic: the user needs no insight into the veriﬁcation process;
• interpreted: demonstrating the veriﬁcation goal requires an interpretation
of functions;
• sequential: our symbolic simulator performs not only logic veriﬁcation or
combinational equivalence checking; sequential veriﬁcation involves several
control steps or cycles to demonstrate the veriﬁcation goal.
The descriptions to be veriﬁed have to be acyclic. Loops need to be replicated
according to the maximum number of executions.1 For many cyclic designs with
inﬁnite loops the veriﬁcation problem can also be reduced to an equivalence check
of acyclic sequences, which is described in section 4.1.3.
Chapter 7 reports experimental results for the veriﬁcation of the computational
equivalence of two designs. Two descriptions are computationally equivalent if
both produce the same ﬁnal values on the same initial values; a formal deﬁnition
is given in section 2.7. However, the scope of the symbolic simulation approach
is larger than equivalence checking. Section 2.7 describes how other veriﬁca-
tion goals, particularly concerning property veriﬁcation, can be demonstrated by
performing an equivalence check.
Symbolic simulation can be used to verify the computational equivalence of
descriptions at diﬀerent levels of abstraction. Fig. 2.1 summarizes graphically
the scope of the simulator:
• rtl against rtl: the descriptions can have diﬀerent implementation details
and the number of control steps to compute a result may vary;
– behavioral-rtl against behavioral-rtl: experimental results for the ver-
iﬁcation of automatically constructed pipelined processors were pre-
sented ﬁrst in [HER99]. The results in [RHE99] demonstrate that
our symbolic simulation also copes with distinct orders of memory
operations in the two descriptions to be compared;
– behavioral-rtl against structural-rtl: the structural implementation of
an architecture with microprogram control has been compared to be-
havioral speciﬁcations in [REH99]. The implementation details of the
structural description and the fact that a diﬀerent number of sequen-
tial steps has to be considered makes veriﬁcation complex. Veriﬁca-
tion results for structural descriptions with diﬀerent implementation
details of pipelined DLX-processors are reported in [REH99], too;
1An empty loop body is simulated if the number of executions is smaller.
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*
* verification of
register binding
Fig. 2.1: Scope of the symbolic simulation approach
• rtl against gate-level: symbolic simulation copes not only with logic veriﬁ-
cation of cycle-equivalent descriptions but can also be used if several control
steps have to be considered to demonstrate computational equivalence of
the descriptions. The application to gate-level veriﬁcation was described
ﬁrst in [Rit00];
• algorithmic-level against rt-, algorithmic-, or gate-level is a current research
topic. A compiler which translates a subset of ANSI C into the experi-
mental language of the simulator is described in [Lev00]. Veriﬁcation is
limited by loops which have to be unrolled as described in section 4.1.3;
• single description veriﬁcation: a ﬁrst application to veriﬁcation of register
binding was presented in [BRHE00, Bla00], see also section 7.4.
Fig. 2.1 indicates that a symbolic simulation of a single description at gate-level,
e.g., for property veriﬁcation can be problematic. No case-splits are performed
during the simulation of the gate-level description. Therefore, the entire veri-
ﬁcation task is concentrated on a single symbolic simulation run, which makes
equivalence detection diﬃcult. The same holds if two descriptions at gate-level
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are compared, see left-hand side of Fig. 2.1 (dotted arrow).2 Providing a speciﬁ-
cation at a higher abstraction level allows also verifying these gate-level problems.
The simulation of the speciﬁcation at higher level is used to ”guide” the path
search or symbolic simulation of the gate-level description, see section 4.6. The
veriﬁcation task is divided since the speciﬁcation deﬁnes the respective path to
be simulated at gate-level.
2.3 Introductory Examples
Two examples are used to introduce the symbolic simulation approach. Note that
these examples do not cover the veriﬁcation scope as described in the previous
section:
• the application area of the symbolic simulator to verify descriptions at
diﬀerent levels of abstraction is larger, see above,
• only equivalence checking is considered, and
• a sequential veriﬁcation over several cycles is necessary for both examples,
but the intermediate results are the same; this is not required for compu-
tational equivalence.
The ﬁrst example (rt-level⇔rt-level) is used to give a ﬁrst idea of the basic simu-
lation procedure. The second example introduces veriﬁcation at gate-level. Sec-
tion 4.5 describes the symbolic simulation of both examples by the implemented
veriﬁcation tool.
Example 2.1
Fig. 2.2 describes two computationally equivalent parts of two descriptions at
rt-level. Equivalence is given with respect to the ﬁnal value of the register r.
The equivalence checker simulates symbolically all possible paths. False paths
are avoided by making only consistent decisions at branches in the description.
A case-split is performed if a condition is reached which cannot be decided but
depends on the initial register and memory values, e.g., opcode(m)=101 in Ex-
ample 2.1. The example requires the symbolic simulation of two paths since the
other condition z=101 has to be decided consistently. Note that both symbolic
paths represent an important number of ”classical” simulation runs.
Each symbolically executed assignment establishes an equivalence between the
destination variable on the left and the term on the right side of an assignment.
2This veriﬁcation step can be done eﬃciently by other techniques, e.g., combinational equiv-
alence checking if the circuit is not retimed.
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←
 a;
if opcod (m) = 101
then r← b ⊕ x;
else r← ¬b ∨ ¬x;
(x← a, y← b);
z← opcode(m);
if z = 101
then r← x ⊕ y;
els  r← ¬(x ∧ y);
Fig. 2.2: Example for rtl ⇔ rtl veriﬁcation
Additional equivalences between terms are detected during simulation. Equiv-
alent terms are collected in equivalence classes. During the path search, only
relationships between terms that are fast to detect or that are often crucial to
check the veriﬁcation goal are considered on the ﬂy. Some functions remain un-
interpreted while others are more or less interpreted to detect equivalences of
terms, which are considered by unifying the corresponding equivalence classes.
Having reached the end of both descriptions with consistent decisions, a com-
plete path is found and the veriﬁcation goal is checked for this path, e.g., if both
produce the same ﬁnal values of r. This check is trivial for the then-branches in
Fig. 2.2 since the equivalence of b⊕x and x⊕y is detected on the ﬂy.
Using only a selection of function properties for equivalence detection during
the path search which are fast to compute, we may fail to prove the equivalence
of two terms at the end of a path, e.g., the equivalence of ¬b ∨ ¬x and ¬(x ∧ y)
in the else-branches of Fig. 2.2. The application of De Morgan’s Law on bit-
vectors in this example is not detected during symbolic simulation. In these cases
the equivalence of the ﬁnal values of r is checked using decision diagrams. If this
fails, it is veriﬁed whether a false path is reached, since conditions may be decided
inconsistently during the path search due to the limited equivalence detection. If
the decisions are sound, the counterexample for debugging is reported. Relevant
details about the symbolic simulation run can be provided since all information
is available on every path.
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Example 2.2
Fig. 2.3 compares a speciﬁcation at rt-level and an implementation at gate-level.
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 +1;
if m = 0
then r  r+1;
else r← 000;
r[2]
clk
&
r[1]
&
r[0]
&
r
⊕
⊕
&
&
clk
ctrlm
Fig. 2.3: Example for rtl ⇔ gate-level veriﬁcation
They are computational equivalent with respect to the register r if ctrl is
initialized with 0 and if the execution takes two cycles. The implementation
at gate-level includes the signal assignments to the three bits of the register r
and to the control ﬂag ctrl. Two cycles of symbolic simulation are required
to demonstrate equivalence. In the ﬁrst cycle, r+1 is calculated and ctrl is set
true. The if-then-else-clause evaluating the ﬂag m is considered in the next cycle.
Symbolic simulation has to demonstrate that the ﬁnal values of r are the same.
Two cycles have to be simulated symbolically in the example of Fig. 2.3. There-
fore, the gate-level description representing only one cycle is put together for
two times before simulating, i.e., the description is replicated accordingly to the
number of cycles required. The values of the registers of the previous simulation
cycle are the input values of the next cycle, see Fig. 2.4.
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cycle 1 cycle 2
r[2]
clk
&
r[1]
&
r[0]
&
r
⊕
⊕
&
&
clk
ctrlm
r[2]
r[1]
r[0]
ctrl
r[2]
clk
&
r[1]
&
r[0]
&
r
⊕
⊕
&
&
clk
ctrlm
initial
symbolic
values
final
symbolic
values
Fig. 2.4: Duplicating a gate-level description
2.4 Distinguishing Diﬀerent Register Values
The values of each register being assigned in several cycles are distinguished by
indexing. We do not substitute the register in the following by the symbolic
term assigned to it to avoid term-size explosion. An indexed register name is
called a RegVal. A new RegVal with an incremented index is introduced after
each assignment to a register. An additional upper index s or i distinguishes the
RegVals of the speciﬁcation and of the implementation. For example, ar←a+b;
is replaced by ars2 ←as1+bs1; in the speciﬁcation if all registers have already
been assigned once. Only the initial RegValsinitial as anchors are identical in
the speciﬁcation and in the implementation, since the equivalence of the two
descriptions is tested with respect to arbitrary but identical initial register values.
RegVals are also used to distinguish the diﬀerent states of a memory. A new
RegVal with an incremented index is introduced after each store-operation to a
memory. For example, the third store-operation to a memory mem[adr]←val;
becomes mems3 ← store(mems2, adrs1, vals1). The RegVals mems2 and mems3 represent
the memory state before and after the store-operation.
Deﬁnition 2.1 (RegVal)
A RegVal represents
• the initial symbolic value of a register,
• the symbolic value of a register after an assignment until the next assign-
ment to the same register,
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• the initial symbolic state of a memory, or
• the symbolic state of a memory after a store-operation until the next
store-operation to the same memory.
2.5 Internal Representation for
Symbolic Simulation
The descriptions simulated symbolically consist of:
• lists of assignments to RegVals; the expressions assigned are other RegVals,
constants, or terms, i.e., functions of RegVals; note that memory access is
modeled by read- and store-operations;
• if-then-else-clauses; both branches can contain a list of assignments to Reg-
Vals and/or several if-then-else-clauses. Symbolic simulation forks at each
if-then-else, which requires a case-split on the corresponding condition.
Parallel assignments are considered implicitly by the indexes of the RegVals.
Other control structures, e.g., case-clauses or multiplexers are compiled into if-
then-else-clauses.3
In general, at least one of the descriptions to be compared contains if-then-else-
clauses. Gate-level descriptions consist only of assignments to RegVals. Interme-
diate signals are either substituted by the corresponding expression until primary
inputs or the output of ﬂip-ﬂops is reached; or they are considered for technical
reasons as ”artiﬁcial” RegVals.4 Primary inputs are modeled by RegVals, too.
Compilation of descriptions at structural or behavioral rt-level is straightforward.
Section 4.1 describes the preparation of the data structure.
2.6 Detecting Equivalences of Symbolic Terms
Symbolic simulation argues about symbolic terms which represent a set of diﬀer-
ent values. The actual value selected from this set depends on the initialization of
the registers and memories. Deciding whether two terms are equivalent is trivial
in numerical simulation, but not obvious if symbolic terms are used. Intuitively,
two terms or RegVals are equivalent if an exhaustive numerical simulation of each
possible initialization produce in all cases the same value for both terms.
3Note that this is only an implementation choice.
4The corresponding expression is assigned to this ”artiﬁcial” RegVal, see ”simulation-
cutpoints” in appendix 9.3.
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Equivalence of two terms can depend on the actual path followed during sym-
bolic simulation.
Deﬁnition 2.2 (Path)
Let C be a set of conditions. A path consists of associating the value true or false
to each condition in C.
The decisions of a path guarantee that speciﬁcation and implementation can be
simulated until both ends are reached without requiring additional case-splits
at if-then-else-clauses; i.e., no condition occurs which depends on the initial
RegVals on the assumptions concerning C. A partial path permits simulating
without additional case-splits until the two ends of the partial path in both the
speciﬁcation and the implementation are reached. Note that a branch denotes
only one of the two possibilities of a single if-then-else-clause, i.e., the then- or
the else-branch.5 A path comprises mostly decisions about conditions of more
than one if-then-else-clause.
The following deﬁnition of equivalence considers complete and partial paths
by referring to acceptable initializations. The set of combinations of acceptable
initial RegVals is constrained:
• by the domain(RegV alinitial,k) of the RegVal; the index k distinguishes
RegVals of diﬀerent registers; the type of a register can be integer or bit-
vector;6 the bit-vector length of the register constrains the domain in the
second case; additional restrictions can be deﬁned by the user, i.e., to
exclude impossible initializations;
• by case-splits, leading to one of the decisions about a condition; C =
{C0, · · · , Cn} subsumes all conditions requiring a case-split.
Deﬁnition 2.3 (Evaluation of a term or RegVal)
eval(t) =


t is a constant : t
t is a RegV alinitial,k : init(RegV alinitial,k)
t is a RegV alj =initial,k : eval(t′)
t′ : right-hand side term of
assignment to RegV alj,k
t = F (a0, · · · , al) : F (eval(a0), · · · , eval(al))
Deﬁnition of eval(t) supposes that all registers and functions are typed with
domains on which equality = is available.
eval(t) returns a constant for an acceptable initialization.
5elsif-clauses can be considered as sequences of if-then-else-clauses.
6Note that the decision diagram based tests described in chapter 6 are not applicable for
integers if no information about the range is given.
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Deﬁnition 2.4 (Acceptable initialization)
Acceptable initializations of the registers in the descriptions are:
acceptable(initRegV als)⇔
(∀RegV alinitial,k : init(RegV alinitial,k) is a constant ∧
init(RegV alinitial,k) ∈ domain(RegV alinitial,k)) ∧

∀Ci ∈ C : eval(Ci) is a constant ∧{
Ci decided true : eval(Ci) = 1
Ci decided false : eval(Ci) = 0


The evaluation of the conditions in C guarantees that a given initialization does
not violate one of the decisions. The constants 1 and 0 represent true and
false. Deﬁnition of an acceptable initialization supposes that any term used as
condition in an if-then-else-clause evaluates to one of these values. An extension
of the deﬁnition for RegVals of memories is given in section 4.1.5.
Deﬁnition 2.5 (Valid path)
A valid path - in contrast to a false path - implies that at least one acceptable
initialization exists according to Deﬁnition 2.4.
Deﬁnition 2.6 (Equivalence of terms)
Two terms or RegVals t1 and t2 are term-equivalent ≡C if under the decisions
taken previously on the path concerning the conditions C = {C0, · · · , Cn} their
values are identical for any acceptable initialization of the RegVals:
t1 ≡C t2 ⇔ ∀initRegV als : acceptable(initRegV als)⇒ eval(t1) = eval(t2)
Equivalent terms are detected along valid paths, and collected in equivalence
classes (EqvClasses). We write term1 ∼=C term2 if two terms are in the same
equivalence class established during simulation. If term1 ∼=C term2 then term1 ≡C
term2. ≡C denotes that the two terms are equivalent according to Deﬁnition 2.6
while ∼=C means that the two terms have been identiﬁed during symbolic simula-
tion to be ≡C. Equivalence detection on the ﬂy is incomplete as discussed below
to permit a fast symbolic simulation. Therefore, the relationship term1 ≡C term2
might be not revealed, i.e., the terms are still in diﬀerent EqvClasses. The ex-
pression ”equivalent” is used in the following as synonym for term1 ∼=C term2.
Initially, each RegVal and each term gets its own equivalence class. Equiva-
lence classes are uniﬁed in the following cases:
• two terms are identiﬁed to be equivalent by reasoning; the equivalence
detection techniques used are presented in chapter 5 and 6;
• a condition is decided; if this condition is
– a test for equality a = b, then the equivalence classes of both sides are
uniﬁed only if the condition is asserted,
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– otherwise (e.g., a < b or a status-ﬂag) the equivalence class of the
condition is uniﬁed with the equivalence class of the constant 1 or 0
if the condition is asserted or denied;
• after every assignment. Practically, this union-operation is signiﬁcantly
simpler because the equivalence class of the RegVal on the left-hand side
of the assignment was not modiﬁed previously.
Equivalence classes permit to keep also track about inequivalences of terms:
Deﬁnition 2.7 (Inequivalence of terms)
Two terms or RegVals t1 and t2 are inequivalent ≡C if under the decisions taken
previously on the path concerning the conditions C = {C0, · · · , Cn} their values
are never identical for any acceptable initialization of the RegVals:
t1 ≡Ct2 ⇔ ∀initRegV als : acceptable(initRegV als)⇒ eval(t1) = eval(t2)
Intuitively, two terms are inequivalent if an exhaustive numerical simulation of all
possible initial register values and memory states produces in all cases diﬀerent
values for the two terms. We write term1 ∼=C term2 or use the expression ”in-
equivalent” if two terms are identiﬁed to be ≡C during simulation. Equivalence
classes containing ∼=C terms are inequivalent, too. This is the case
• if diﬀerent constants are members of the EqvClasses;
• if a condition with a test for equality (e.g., a = b) is decided to be false;
• if terms of the EqvClasses are identiﬁed to be inequivalent by reasoning.
Identifying inequivalences during symbolic simulation requires mostly no special-
ized techniques or is done using decision diagrams. The reason is that they are
caused in most of the cases either by the fact that two terms are equivalent to
diﬀerent constants or by case-splits. On the other hand, detecting equivalences
between symbolic terms is the most important task during symbolic simulation:
• equivalence is the strongest relationship which the two sets of possible
values of two symbolic terms can have: the value for both symbolic terms
is the same for any acceptable initialization of the registers and memories;
• conditions have to be decided consistently during symbolic simulation; con-
ditions are often checks for equality, e.g., a="0001" which can be decided
without case-split if the two terms are previously detected to be equivalent.
All other conditions can also be considered as a check for equality to the
constants 1 or 0, which represent the values true and false.
Example 2.3
The conditions a<5, a[14], or odd(a) are decided without case-split if the
corresponding terms are equivalent to the constants 1 or 0;
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• knowledge about equivalence or inequivalence of two terms is the key in-
formation in most of the cases to decide the relationship of other terms;
Example 2.4
– (not(x) and y) is equivalent to 0 if x is equivalent to y;
– a+b and c+d are equivalent if the arguments are pairwise equivalent;
– two read-operations from a memory result in the same value if the
addresses are equivalent and no intervening store-operation exists;
– if a two-bit vector is inequivalent to the constants 00, 01, and 10, then
it is equivalent to the constant 11.
Chapter 5 discusses how knowledge about equivalences or inequivalences
of the arguments can be used eﬃciently during symbolic simulation to
discover relationships between terms by reasoning;
• veriﬁcation goals other than equivalence checking, i.e., property veriﬁcation
can be reduced to a check for equivalence of terms, too, see section 2.7.
The techniques described in chapter 5 search equivalent terms on the ﬂy de-
pending on the function of this term. Ideally, all ≡C terms and RegVals are in
the same equivalence class, but it is too time consuming to search for all possi-
ble equivalences on the ﬂy. In order to speed up the path search, the following
simpliﬁcations are made with respect to a complete equivalence detection:
• only fast to check or “crucial” properties of interpreted functions are con-
sidered;
• only the information of the equivalence classes of the direct arguments is
used in most of the cases to reveal equivalences between terms; i.e., the
equivalence of terms can be decided by simply testing if the arguments
are ∼=C or ∼=C. Expanding the arguments, i.e., tracing the corresponding
expression trees of the arguments is avoided to permit a fast simulation;
• invoking the equivalence detection techniques is restricted as described in
section 4.2.
The incomplete equivalence detection on the ﬂy permits a fast symbolic simula-
tion but may fail to ﬁnd the equivalence of two terms. Therefore, more accurate
tests called dd-checks based on decision diagrams [Bry86] are used at the end
of a path if the veriﬁcation goal is not demonstrated. These more powerful, but
also less time-eﬃcient equivalence detection techniques using vectors of OBDDs
are described in chapter 6.
Two terms are frequently equivalent or inequivalent only under the assump-
tions of previous case-splits constraining the set of possible initial RegVals, i.e.,
the relationship is path-dependant.
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Example 2.5
A case-split is necessary in the speciﬁcation of Fig. 2.5 since the value of a=b
Speciﬁcation
if (a=b) then · · ·
else · · ·
xs1 ← a+a;
ys1 ← a vand c;
Implementation
xi1 ← a+b;
yi1 ← b vand c;
Fig. 2.5: Path-dependant equivalence/inequivalence
depends on the initial RegVals. The terms xs1 and x
i
1 as well as y
s
1 and y
i
1 are
equivalent in the case where a=b is asserted. The operator ’vand’ performs the
bit-wise conjunction of the bit-vectors a and c. In the other case xs1 and x
i
1
are inequivalent since the additions result in diﬀerent values no matter what
the initialization under the assumption a∼=Cb. The terms ys1 and yi1 are neither
equivalent nor inequivalent since c might be initialized with zero. Therefore, ys1
and yi1 may or may not return the same values.
Example 2.5 describes the three basic cases (ternary logic) which can be distin-
guished by using the information of the EqvClasses:
1. two terms are in the same EqvClass; the terms are ∼=C;
2. two terms are in inequivalent EqvClasses; the terms are ∼=C;
3. otherwise they either produce diﬀerent values for some acceptable initializa-
tion of the RegVals, or equivalence/inequivalence has not yet been detected.
2.7 Rewriting Veriﬁcation Goals
Checking computational equivalence in a given path consists simply of comparing
the EqvClasses of the respective RegVal-pairs.
Deﬁnition 2.8 (Computational equivalence)
Two descriptions are computationally equivalent if both produce the same ﬁnal
values on the same initial values relative to a set of relevant variables. Let C
be as in Deﬁnition 2.6. For each path characterized by a number of case-splits
leading to the decisions about the conditions in C, the following relation must
hold
∀paths, RegV alsk ∈ RegV alsrelevant : RegV alsfinal,k ≡C RegV alifinal,k
RegVal
s/i
final are the corresponding RegVals in the speciﬁcation and in the imple-
mentation with the highest index in the respective path.7
7The number of assignments to a register can vary depending on the path. Therefore, the
highest index might diﬀer.
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Note that not all ﬁnal RegVals have to be equivalent for computational equiva-
lence, i.e., there might be
• a subset of register/memories appearing only in the implementation, which
can have arbitrary ﬁnal values, e.g., additional pipeline-registers, and
• a subset of register/memories appearing in the speciﬁcation which are not
relevant for the equivalence check, e.g., the value of an instruction register.
The description of the symbolic simulation approach in the rest of this work refers
to computational equivalence as veriﬁcation goal. However, many other veriﬁca-
tion goals can be easily reduced to a check for computational equivalence or the
simulation tool can easily be extended. For example, verifying if two descrip-
tions are trace-equivalent [EHR99], i.e., if all runs coincide step-by-step, requires
comparing not only the ﬁnal RegVals but all pairs of intermediate RegVals. Note
that one condition for trace-equivalence is that the number of sequential steps in
the two descriptions has to be the same on all paths.
Property veriﬁcation can often be reduced to a check for computational equiv-
alence by introducing ”ﬁctive” registers which are used as control ﬂags. Those
ﬂags are set on a path if the property is violated. If the annotated description
is computationally equivalent to a ”dummy”-speciﬁcation which clears only the
corresponding ﬂag then the property is satisﬁed.
Example 2.6
The register binding veriﬁcation described in section 7.4 requires checking if there
is no path where a ﬂag check is set to 1 due to an incorrect register binding.
The speciﬁcation consists of an assignment checks1 ←0, see Fig. 2.6. The same
assignment is added in front of the implementation. The constant 1 is assigned
to check in the following, if a conﬂict of the register binding is discovered. The
disjunction prevents resetting check in the following. The ﬂag is never set, i.e.,
the register binding is correct iﬀ the descriptions are computationally equivalent
with respect to check.
Speciﬁcation
checks1 ← 0;
Implementation
checki1 ← 0;



· · ·
checki2 ←checki1 or binding incorrect?
· · ·
checki3 ←checki2 or binding incorrect?
· · ·


description
with
annotations
Register binding is veriﬁed by checking
computational equivalence with respect to check
Fig. 2.6: Adding control ﬂags for property veriﬁcation
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The veriﬁcation of arbitrary properties is straightforward corresponding to Fig.
2.6. Usually, the condition binding incorrect? in Fig. 2.6 has to be replaced by
the property to check.
Example 2.7
The following annotations are required to check if
• bit 15 of a register reg is always cleared: checkin ←checkin−1 or regix[15];
• two arbitrary RegVals r1ix and r2iy are equivalent:
checkin ←checkin−1 or not(r1ix ≡r2iy);
• a register does not exceed the value 15: checkin ←checkin−1 or (rix > 15).
Again, the symbolic simulator can provide meaningful information about the
counterexample if the property is not satisﬁed. Note that inserting the annota-
tions can be supported by the generation of the internal data structure described
in section 4.1, 9.1, and 9.3. For example, the annotation checkin ←checkin−1 or
regix[15] is required only once in a gate-level description even if it has to be
checked in each cycle. Furthermore, the symbolic simulator can be extended to
verify frequently checked properties without additional annotations. Extensions
are facilitated by the fact that the information about each simulation step is
available at the end of a path. Therefore, veriﬁcation goals concerning inter-
mediate RegVals or terms need not be checked during the path search since the
information does not get lost, e.g., by rewriting terms.
The veriﬁcation of reactive systems has to consider inputs of a circuit. The
successive values of the inputs are RegVals, too. If the input pattern is known
then the corresponding constants have to be assigned prior to each cycle to the
RegVal of the input. Additional initial RegVals are introduced if the input value
is unknown, i.e., a symbolic input value is used. A new initial RegVal is used for
each input and each cycle. Note that those initial RegVals are identical in the
speciﬁcation and in the implementation. Intuitively, an input is modeled as a
buﬀer which provides in each cycle the corresponding constant or a new symbolic
value.
Example 2.8
Assume a gate-level description with an input inport. The implementation at
gate-level has to be simulated for three cycles to check equivalence to a speci-
ﬁcation (not shown in Fig. 2.7). The input is reset to ”000” in the ﬁrst cycle.
The value of the input is arbitrary in the next two cycles. Fig. 2.7 shows the
implementation to be simulated. Two initial RegVals in2 and in3 are assigned to
inport before cycle two and three. The corresponding input values are used in
the gate-level description since the occurrences of inport are accordingly indexed
after each assignment.
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inporti1 ← "000"; gate-level description using inport
inporti2 ← in2; gate-level description using inport
inporti3 ← in3; gate-level description using inport
Fig. 2.7: Considering inputs during symbolic simulation
In the rest of this work, we assume, to facilitate the presentation, that the
veriﬁcation goal to be checked by the symbolic simulator is the computational
equivalence of two descriptions.
2.8 Basic Algorithm of Symbolic Simulation
A brief overview of the basic simulation algorithm is given in the following. The
implemented algorithm is presented more detailed in section 4.6.
The symbolic simulator is designed to compare two acyclic sequences. Fre-
quently, the descriptions cannot be directly compared to demonstrate the veri-
ﬁcation goal as in the example of Fig. 2.2. Extracting the two sequences which
demonstrate the veriﬁcation goal is often simple. For example, two cycles have
to be simulated symbolically to demonstrate the equivalence of the descriptions
in the example of Fig. 2.3.
Algorithm 2.1 gives a simpliﬁed overview of the symbolic simulation algorithm
which has been implemented iteratively for optimization, see section 4.6. The
speciﬁcation and the implementation are simulated in parallel. A case-split is
performed when simulation reaches a condition C that cannot be decided in gen-
eral but depends on the initial register values (lines 2 and 3). The information of
the EqvClasses is used to decide conditions at branches consistently, i.e., to avoid
unnecessary case-splits which lead to false paths. Note that equivalence check is
called recursively in line 3 with only those parts of spec’ and impl’ which are not
simulated yet.
A complete path is found when the end of both descriptions is reached. The
computational equivalence of the descriptions in this path is tested by checking
whether the relevant ﬁnal RegVals are in the same EqvClass (line 4). This test
may fail since the equivalence detection during the path search is not complete
to permit a fast symbolic simulation. Therefore, the dd-checks based on decision
diagrams are used at the end of a path (line 5). They have to reveal whether
• computational equivalence is given in this path but was not detected (line
6, upper condition),
• a condition has been decided inconsistently due to the incomplete equiv-
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alence detection on the ﬂy (line 6, lower condition), i.e., a false path is
detected, or
• a valid counterexample is found (line 7).
All relevant information of the path can be summarized in the last case to facil-
itate debugging. Our automatic veriﬁcation process does not require insight of
the designer into the veriﬁcation process.
Algorithm 2.1 Simpliﬁed algorithm of the symbolic simulation
equivalence check(spec,impl)
1.
{
Simulate spec and impl in parallel and
perform intermediate dd-checks if necessary
}
until
(a) a condition C is reached that cannot be decided in general
but depends on the initial register and memory values, or
(b) the end of both descriptions is reached.
2. if a condition C blocks then
3. RETURN
(equivalence check (spec′, impl′) |C=FALSE) ∧
(equivalence check (spec′, impl′) |C=TRUE)
4. elsif ﬁnal values of registers are equivalent then RETURN(TRUE)
5. else perform dd-checks;
6. if
(ﬁnal values of registers are equivalent) ∨
(a condition has been decided inconsistently)
then RETURN(TRUE)
7. else RETURN(FALSE)
Algorithm 2.1 is slightly modiﬁed if one of the descriptions is at gate-level
rather than if both descriptions are at algorithmic-level or rt-level. Intermediate
dd-checks are sometimes useful (line 1) in this case. Furthermore, the descrip-
tions are not simulated in parallel. A complete path is searched instead in the
speciﬁcation before simulating the implementation at gate-level, see section 4.6.
Chapter 3
Related Work
Section 3.1 gives a brief review of symbolic simulation approaches referring also
to the following sections. A recent symbolic simulation technique called symbolic
trajectory evaluation (STE) is presented separately in section 3.2.
Sections 3.3 to 3.5 compare further formal techniques for sequential veriﬁcation
to our approach. Techniques based on validity checking, which are related to the
early symbolic simulation approaches, are described in section 3.3. Section 3.4
discusses the use of theorem provers in our application area. Techniques relying
on state space exploration are described in section 3.5.
A selection of semi-formal approaches, which use formal veriﬁcation tech-
niques, but do not focus on a complete veriﬁcation, is presented in section 3.6.
Consideration of memories in design veriﬁcation is discussed separately in section
3.7 since it represents an important part of our symbolic simulator. Finally, sec-
tion 3.8 summarizes the contributions of our work with respect to the approaches
presented in the preceding sections. Techniques performing logic veriﬁcation or
combinational equivalence checking are not considered in the following since the
purpose of our approach is sequential veriﬁcation.
3.1 Review of Symbolic Simulation Approaches
Techniques using the principles of symbolic simulation have been used for many
years. ”Symbolic execution” as a technique for software veriﬁcation was exam-
ined already in the 1970s [Kin75, Kin76, HK76, DK78]. Programs were executed
using symbolic values for variables to demonstrate that they satisfy their speci-
ﬁcations.
In the late 1970s ([Dar79] and [CJB79]), researchers at IBM applied the ideas
of symbolic execution to hardware veriﬁcation. [CJB79] introduced, according
to [Bry90a], the term ”symbolic simulation”.1 [CJB79] checked the equivalence
of speciﬁcations and microcoded implementations, i.e., microprograms by exe-
cuting both of them symbolically from corresponding states. Equivalence had to
1Darringer, working also at IBM, still used the term ”symbolic execution” in [Dar79].
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be demonstrated for all cases until the next deﬁned point of correspondence was
reached by using simpliﬁers or/and theorem provers.2 Furthermore, [Dar79] de-
scribes an application to gate-level veriﬁcation, e.g., comparing a two-bit counter
to a corresponding gate-level description.
These techniques were continued by [Cor81]3 but they turned out to be not
powerful enough at this time to reason about overall circuit behavior [Bry90a].
At each case-split, requiring a decision about a symbolic condition c, the path
conditions of both branches were conjuncted with c and c, respectively [Dar79].
The resulting expressions became too complex to be used eﬃciently [Bry90a]
and the automatic symbolic manipulation techniques were not powerful enough
[HS97]. Note that demonstrating equivalence of expressions had to be done using
theorem proving techniques (requiring possibly user-interaction) if the previous
simpliﬁcations were not suﬃcient.4
The following symbolic simulation approaches avoided building symbolic ex-
pressions, and used representations closely related to the underlying symbolic
domain. For example, three possible values of a signal {0, 1, X} can be encoded
by two Boolean variables. The advantage of this representation compared to the
previous approaches is that evaluation of functions, i.e., symbolic manipulation
is better supported during simulation, especially by encoding and manipulating
the symbolic signal values by OBDDs [Bry86].5 These techniques were applied
to switch-level veriﬁcation [Bry85, BBB+87, Bry90b, BF89, JG92].6 STE (Sym-
bolic Trajectory Evaluation) [SB95, BBS91] is an improved subsequent approach
combining symbolic simulation with ternary modeling and using an OBDD-based
encoding, too.
Symbolic evaluation was also used in theorem provers, e.g., it played a key
role in the ﬁrst version of the Boyer-Moore theorem prover [BM75], as recalled
in [Moo98]. Section 3.4 compares ”classical” theorem proving requiring mostly
user interaction to our approach. Furthermore, a recent technique is discussed
using a theorem prover as a tool to simulate symbolically an executable formal
speciﬁcation without requiring expert interaction.
The validity checking based approaches, described in section 3.3, are related
to the early work of [Dar79, CJB79]. A formula is built implying the veriﬁca-
tion goal. Afterwards, this formula is demonstrated automatically by a validity
2Note that case-splitting is not automatic, since user interaction is possibly required to
demonstrate equivalence for each case.
3[Cor81] discusses how to simulate symbolically components written in the hardware de-
scription language ADLIB.
4The leaves of a “symbolic execution tree” [Kin75, Kin76, HK76, Dar79], produced by
forking at each conditional statement, are closely related to our deﬁnition of a path. But
decisions about conditions are considered in our approach by modifying EqvClasses instead of
combining them by conjunction, see section 4.4.
5For example, two OBDDs are necessary for each signal to encode the three values {0, 1, X}.
6The earlier approaches used not yet OBDDs to encode the signal values. [JG92] examines
particularly how to consider constraints, e.g., on the inputs during simulation.
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checker. In contrast to the early approaches, the recent techniques cope with
the complexity of the resulting expressions by using powerful validity checkers
and/or restricting the application area, see section 3.3.
3.2 Symbolic Trajectory Evaluation
Symbolic Trajectory Evaluation (STE) [SB95, BBS91] is an eﬃcient model check-
ing approach which reasons about Trajectory Formulas, i.e., a restricted temporal
logic which combines Boolean expressions and the ”next-time” operator. STE
veriﬁes assertions (A ⇒ C), i.e., properties. The system is simulated over the
weakest trajectory for A which is a possible behavior of the model. Adherence
of this trajectory to C is checked, which demonstrates that A⇒ C holds. STE
operates on symbolic values, parameterized in terms of a set of Boolean variables
which encode a symbolic value for diﬀerent operating conditions. For example,
the behavior of an inverter can be speciﬁed by [in is a ⇒ N(out is ¬a)].
STE uses a lattice representation for the circuit states. For example, for switch
level veriﬁcation (from where STE grew out) the values representing the lattice
{X, 0, 1,} are used.7 Usually two OBDDs are used to represent each symbolic
node value. [KG99] provides a good introduction to STE. A historical survey is
given in [HS97].
An advantage of STE compared to other model checking techniques is that
it is sensitive to the property to be veriﬁed rather than to the state space. It
has been successfully applied to the veriﬁcation of large memory arrays (e.g.,
[PB99, WAK98, HS97, PRBA97, PRBB96]) at transistor-level. Symmetries of
data and structure are used during veriﬁcation. Properties of datapath com-
ponents like multipliers or systolic arrays [HS97] and of the IntelTM instruction
marker [AJS98] have been veriﬁed with user interaction using Voss8 which com-
bines STE and theorem proving. The veriﬁcation of complex industrial ﬂoating-
point designs was done with Forte, an evolution of Voss, but required signiﬁcant
human eﬀort [OZGS99, AJK+00]. A decomposition of the veriﬁcation task into
smaller parts by data space partitioning is used in [AJS99] to allow an auto-
matic veriﬁcation of ﬂoating-point units and of an IntelTM instruction marker
using Voss. A parametric representation is used to encode the data space con-
straints in the diﬀerent case splits provided by the user. The approach makes
use of the fact that the symbolic simulation technique applied is faster on a
constrained data space. A methodology for hardware veriﬁcation using Forte
(including STE) is surveyed in [AJM+00].
Although well suited to verify functional properties of data intensive parts or
components, an application of STE to the veriﬁcation of complex control systems
with data operations against a speciﬁcation at higher level is not clear due to
7X represents the unknown and  the ”overconstraint” value.
8Also denoted as VossProver.
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the representation of symbolic values by decision diagrams. Furthermore, the
restricted logic constrains the applicability.9
3.3 Validity Checking Based Techniques
Techniques based on automatic validity checking have been successfully applied
to equivalence checking of descriptions at behavioral rt-level and structural rt-
level. They divide the veriﬁcation problem into two steps:
• a formula F is built which implies that the veriﬁcation goal is satisﬁed, i.e.,
F ⇒ verification goal, and then
• a validity checker demonstrates automatically that F ≡ true.
Some veriﬁcation problems can be reduced to a formula in which all functions
except equivalence and the Boolean operators are considered as uninterpreted
functions. Ackermann [Ack54] demonstrated such a reduction to formulas of the
theory of equality without interpreted functions while preserving validity.10
For many veriﬁcation problems, it is not suﬃcient to have only a decision pro-
cedure for uninterpreted equality, e.g., because bit-vector arithmetic is required
to demonstrate the veriﬁcation goal. The problem is to consider diﬀerent decision
procedures of the component theories like arithmetic, arrays etc. Two approaches
of decision procedures for combinations of theories have been pioneered in the
seventies [CLS96]. Nelson and Oppen [NO79, NO80] combine theories by itera-
tively propagating equalities between diﬀerent decision procedures. A practically
more eﬃcient procedure developed by Shostak [Sho84, Sho79] combines the sim-
pliﬁers of diﬀerent theories into a single decision procedure. A good description
of Shostak’s algorithm is given in [CLS96]. Note that decision procedures are
also used in theorem provers (see section 3.4), e.g., PVS uses Shostak’s algorithm
[ORSvH95].
A prominent example for applying automatic validity checking to hardware
veriﬁcation was presented by [BD94]. They were ﬁrst to propose a technique to
generate a logic formula that is suﬃcient to verify a pipelined system against its
sequential speciﬁcation. This approach has also been extended to dual-issue pro-
cessors [JDB95], super-scalar architectures [Bur96, WB96]11, and with some lim-
itations to out-of-order execution by using incremental ﬂushing [SJD98, JSD98].
9Assertions about the correct eﬀects of single instructions of a small 16Bit-CISC-processor
have been manually derived and veriﬁed in [BB94] using STE (although the term STE is not
used in [BB94], see [SB95]).
10Ackermann’s formulas include also existential and universal quantiﬁers, which are not
considered in the following.
11[WB96] provides a formal veriﬁcation (using HOL) of the decomposition theory given in
[Bur96] for superscalar architectures.
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SVC (the Stanford Validity Checker) [BDL96, BDL98, JDB95] was used to au-
tomatically verify the formulas. SVC is a proof tool using an algorithm similar
to Shostak’s decision procedure. SVC requires also for each theory to add that
functions are canonizable and algebraically solvable, because every expression
must have a unique representation. The tool can fail to prove equivalence if a
design is transformed by using theories, that are not fast to canonize/solve or
that are not supported.
[BDL98] describes the extension of SVC with bit-vector arithmetic (inspired
by the work in [CMR97]12). Veriﬁcation of bit-vector arithmetic is often required
to prove equivalence in control logic design and is fast using SVC if expressions
can be canonized without slicing them into single bits. Otherwise computation
time can increase exponentially. Our approach does not generally canonize ex-
pressions. Only if corner-cases of equivalence have to be detected to demonstrate
the veriﬁcation goal, then formulas are constructed using previously collected in-
formation and are checked using vectors of OBDDs. The eﬃciency of vectors of
OBDDs in our application area is compared with SVC and *BMDs in section
6.3. Veriﬁcation of memories using SVC is discussed in section 3.7.
SVC is not an uninterpreted approach since a selection of functions is inter-
preted by SVC. Only uninterpreted functions with the exception of memory-
operations13 are used by [VB00, BGV99, VB99a, VB99b] for equivalence check-
ing of high-level descriptions of processors against instruction set speciﬁcations.
Two abstract formulas are built, similar to the approach of [BD94, Bur96], and
compared using OBDDs. An extension which exploits positive equality makes
veriﬁcation of pipelined [BGV99, VB99a] and superscalar [VB00, VB99b] pro-
cessors feasible in seconds, a signiﬁcantly inferior veriﬁcation time compared to
[BD94, Bur96]. This extension considers that some comparisons only occur in
monotonically positive formulas, i.e., they do not appear in the scope of a logical
negation. The approach is well suited for the given veriﬁcation examples. The
pipelined or superscalar architectures could be derived from the sequential spec-
iﬁcations mostly by scheduling and without considering bit-vector arithmetic
operations, see also section 7.1. The approach is limited to such veriﬁcation
examples which do not require an interpretation of functions.
[LO97, LO96] propose an approach for pipeline veriﬁcation diﬀerent to the
technique of [BD94]. The pipeline veriﬁcation problem is decomposed in smaller,
simpler steps by “unpipelining” successively the implementation. The result is a
sequential description. The formulas implying correctness of the diﬀerent steps
were checked using SVC. Their specialized approach relies on a standard design
style and requires that diﬀerent parts of the pipeline stages can be extracted.
12[CMR97] developed a decision procedure for ﬁxed-size bit-vectors. The main diﬀerence
in [BDL98] is that ”bitplus”-expressions, i.e., addition of bit-vector variables modulo the bit-
width, are used as internal representation in SVC to increase the range of examples which can
be veriﬁed automatically.
13read- and write-operations are interpreted as described in section 3.7.
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Techniques generating a single formula for the veriﬁcation problem, which is
veriﬁed afterwards with a validity checker like SVC, do not distinguish explic-
itly the diﬀerent intermediate symbolic values of the registers: an assignment
is considered by using the symbolic term assigned whenever the register is used
afterwards. This can lead to term-size explosion and/or case-explosion for se-
quential veriﬁcation, especially at structural level. For example, a big ROM or
the implementation of the control part by multiplexers has to be considered as
argument after each sequential step and the corresponding expression may not
be simpliﬁed on the ﬂy. In general, an application to gate-level descriptions is not
possible since in each step the whole gate-level expression has to be substituted
and the resulting formula cannot be checked even with support by bit-vector
arithmetic decision procedures. Furthermore, the information about the sequen-
tial behavior gets lost and the debugging information of the counterexample is
restricted to an expression in the initial register values. Therefore, we do not
replace in our approach the intermediate register values but distinguish them
only by indices, see section 2.4.
3.4 Theorem Proving Techniques
Theorem proving techniques rely on expressing the system and the desired be-
havior in the formal language of the theorem prover based on some mathematical
logic. The process of ﬁnding a proof of a property from the axioms of the system
is called theorem proving [CW96]. Numerous theorem provers exist, demon-
strating the interest in these techniques.14 Some well-known theorem provers
are ACL2 [KM97, BKM96] and its predecessor Nqthm [BM97, BM79], PVS
[ORSvH95, ORS92], or HOL [GM93].
Theorem proving techniques have been successfully applied to complex hard-
ware veriﬁcation problems. Prominent examples are the veriﬁcation of the FM9001
microprocessor [BHK94] using Nqthm, of the Motorola CAP processor [BKM96]
using ACL2, and the veriﬁcation of the AAMP5 processor [SM95b, SM95a] using
PVS. As well as for those examples, theorem proving techniques often require
extensive user guidance from experts to ﬁnd the proof. For some veriﬁcation
problems, the need for user-interaction can be limited by using application spe-
ciﬁc strategies. For example, [HSG98, HSG99] proposed an interesting technique
to decompose the veriﬁcation of processors with pipelining [HSG98] and out-of-
order execution [HSG99] against sequential speciﬁcations in sub-proofs.15 The
approach uses for each unﬁnished instruction a completion function describing
the eﬀect of completing the instruction. Note that the need for user guidance
remains especially for less regular designs.
In summary, theorem proving techniques using general algorithms have a larger
14[Bow00] provides a good list of links to theorem proving tools.
15PVS is used to carry out the proofs.
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application area than our symbolic simulation approach, but they require signif-
icant user interaction for our veriﬁcation problems. Our method is automatic.
An approach to use a theorem prover to simulate symbolically an executable
formal speciﬁcation without requiring expert interaction is described by [Moo98]
using ACL2. Related is the work in [Gre98], where pre-speciﬁed microcode se-
quences of the JEM1 microprocessor are simulated symbolically using PVS. Ex-
pressions generated during simulation are simpliﬁed on the ﬂy. Multiple numeri-
cal simulation runs are also collapsed, but the intention of [Moo98] is completely
diﬀerent since concrete instruction sequences at the machine instruction level are
simulated symbolically. Only a fast simulation on some indeterminate data is
possible. Our approach checks equivalence for every possible execution, e.g., not
only some data is indeterminate but also the entire control ﬂow. Indeterminate
branches would lead in [Moo98] to an exponential growth of the output to the
user. Furthermore, insuﬃcient simpliﬁcations on the ﬂy can result in unneces-
sary case splits or/and term-size explosion. The approach of [Moo98] provides a
fast simulation on some indeterminate data, e.g., for debugging a speciﬁcation. If
simulation can run automatically (i.e., without additional information provided
by the user) then simulation speed is signiﬁcantly higher than in our approach.
3.5 Techniques Relying
on State Space Exploration
All techniques which depend on state space exploration face the problem that
the number of states grows generally exponentially with the number of stor-
age elements, which is known as the state explosion problem. This remains
an important limitation even if states and transition relation are represented
symbolically by decision diagrams. The idea of symbolic state space representa-
tion has already been applied by [CBM89b, BB94] for equivalence checking or
by [BCM+92, BCMD90, BCL+94] for traversing automata for symbolic model
checking16. State explosion occurs particularly if the system being veriﬁed has
diﬀerent components that can make transitions in parallel [CGP99]. The num-
ber of global states may grow exponentially in this case with the number of
processes. Another reason for large state spaces are data structures with many
diﬀerent values, e.g., the data path of a processor [CGP99].
The equivalence of two deterministic ﬁnite state machines (FSM ) can be
demonstrated by building the product machine. The inputs of the machines
are connected. The output of the product machine indicates pairwise equiva-
lence of all the outputs of the two machines. The two FSMs are equivalent iﬀ for
any transition reachable from the initial states the product machine produces the
output true, i.e., the outputs of the two machines are identical. The veriﬁcation
faces the state explosion problem since the transitions from all reachable states
16See [CGP99] for an overview.
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have to be considered. Note that in the case of incomplete speciﬁed systems,
state traversal is not applicable.
Generally, equivalence checking techniques that verify the product machine
avoid an explicit enumeration of states, just like symbolic model checking meth-
ods.17 State space and transition relation are represented symbolically by deci-
sion diagrams, usually OBDDs. State traversal for equivalence checking using
such a symbolic representation has been described ﬁrst in [CBM89b, CBM89a,
CBM90]. Symbolic model checking also depends on the complexity of the state
space, since the veriﬁcation is done by iteratively traversing at least parts of the
state space.
Several techniques to tackle the well-known state explosion problem have been
proposed. Three examples are given in the following. A survey of other ap-
proaches to the state explosion problem is given in [CGP99].
An abstraction method which converts the state space to a reduced state space
is described in [ID96]. Reversible state generation rules are identiﬁed to collapse
multiple states into one abstract state. The disadvantage of this technique is
that the rules for protocol veriﬁcation reported in [ID96] are derived manually
and identiﬁcation of such rules may be diﬃcult for other designs.
[AGM96] describe an alternative to state traversal for equivalence checking if
the speciﬁcation FSM has the Complete-1-Distinguishability property, i.e., each
state can be distinguished from all others by an input sequence of length 1.
For example, a Moore machine has this property, if the outputs of all pairs of
distinct states are diﬀerent. In this case, only 1-equivalence (i.e., a single step)
has to be veriﬁed. The approach is restricted to circuits for which the property
above holds. Otherwise, internal latches have to be denoted as ”primary-pseudo-
outputs”18 which restricts synthesis signiﬁcantly.
[CCPQ99] address the problem of silent paths. No activity under constant
inputs can be observed on those paths, e.g., a counter is started and a single
output indicates overﬂow after n-steps. The idea is to ”jump” over the states with
identical output behavior, i.e., overﬂow is reached within one step. Their method
relies on OBDD-based FSM-representations of the circuits, too, and has the
same limitations concerning the state space representation as described above.
The technique has been basically applied in [CCPQ99] to speed up symbolic
simulation of counters.
In summary, various techniques exist to tackle the state explosion problem
which allow pushing the limit further but either do not provide a general solu-
tion for fast automatic traversal of large circuits or their area of application is
restricted.
17[SD98] found that for some examples an explicit enumeration of the states can save up
to a factor of 50 or more memory space if the BDD is close to worst-case behavior as for
directory-based cache coherence protocols.
18They allow to distinguish states that have the same values on the ”real” outputs.
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3.6 Semi-Formal Approaches
for Fast Falsiﬁcation
Numerical simulation with test-vectors is incomplete since only a non-exhaustive
set of cases can be tested. Several promising approaches exist to speed up nu-
merical simulation which permit a faster and more eﬃcient debugging but do
not overcome the case explosion problem.
The techniques discussed as examples in the following are denoted semi-formal
approaches since they use formal veriﬁcation techniques, but do not focus on a
complete veriﬁcation. Other techniques like numerical simulation are combined
with formal methods to speed up veriﬁcation, e.g., by aggregating diﬀerent cases
or by applying various techniques in a heuristic manner. Veriﬁcation (or val-
idation) remains incomplete although more cases are considered than without
formal methods. Completeness is sacriﬁced either to allow a faster falsiﬁcation,
e.g., by aggregating simulation runs or to permit validation of larger circuits.
Three related heuristics for veriﬁcation are proposed by [WDB00, BDQ99,
GAK99]. Numerical and symbolic simulation are combined in [BDQ99]. In each
clock cycle, parts of the inputs are tied automatically to constants (as in nu-
merical simulation) while others get symbolic values. Graph-explosion of the
OBDDs is avoided because of the constant inputs while the number of test vec-
tors simulated in one time unit is signiﬁcantly increased compared to numerical
simulation.
[WDB00] focus on system-level design integrating several components. Formal
veriﬁcation often fails at this level due to the size of the design. An automatic
case-splitting algorithm also ties symbolic variables to constants to control graph
size at the expense of increased simulation time. Furthermore, approximate val-
ues are used on internal nodes, i.e., the function representing a node value can
result not only 0 or 1, but also X. Nodes not aﬀecting the functionality in the
current case according to a given test are set to X to minimize the decision dia-
gram representation. A heuristic is used to identify variables for case-splits and
to guide approximation.
The objective of [GAK99] is to ﬁnd eﬃciently counterexamples to safety prop-
erties by using iteratively numerical simulation, OBDDs, and ATPG. The cir-
cuit is simulated and nodes which remain unchanged are remarked. A heuristic
”solver” uses OBDDs and ATPG techniques with a deﬁned computation limit to
generate inputs enabling transitions which have not been taken yet. These re-
sults are used to guide numerical simulation in the next step. Especially the third
approach is related to our symbolic simulation by applying alternating diﬀerent
techniques. However, the intention of the three approaches is diﬀerent since they
sacriﬁce in their heuristics completeness of the veriﬁcation process in order to
allow a fast ”falsiﬁcation” without guaranteeing that corner cases are considered.
Note that the approach of [Moo98] described in section 3.4 also provides a fast
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simulation on some indeterminate data using ACL2. This can be useful, e.g., for
debugging a speciﬁcation.
Another hybrid approach mixing numerical simulation and formal methods is
proposed by [GMA97] to overcome the state explosion problem. A smaller test
model is derived from the design which can be handled by a formal veriﬁcation
technique. This technique generates test-vectors for numerical simulation of the
real circuit which should maximize coverage of design errors. Deriving the test
model is non-trivial and complete coverage of the generated test-vector set is
only given on some assumptions.
[CRS98, CRS99] propose a technique for fast error detection on large designs.
A genetic algorithm is used to provide only as soon as possible a counterexample
to sequential equivalence if one exists. The user has to pre-deﬁne checkpoints
which are assumed to be coupled. The population is represented by diﬀerent
input sequences. The ﬁtness of each sequence depends on diﬀerences at the
checkpoints and their propagation in the two circuits since the objective is to
ﬁnd a sequence propagating a diﬀerence to the outputs. The heuristic does
not guarantee to ﬁnd an existing counterexample and a positive conﬁrmation of
equivalence is not possible.
Although the approaches described above do not provide a complete veriﬁca-
tion, they can be helpful for fast ”falsiﬁcation” of a design, i.e., to ﬁnd quickly
”bugs” or to improve the design. Furthermore, if formal veriﬁcation approaches
fail to demonstrate the veriﬁcation goal, e.g., because the circuit is too large,
then these techniques can increase protection against implementation errors.
Note that the paths to be simulated symbolically can be restricted in our ap-
proach, for example, by annotating the initial description. This allows a selective
faster veriﬁcation of only the cases considered by these paths.
3.7 Veriﬁcation of Memories
Veriﬁcation tools must often cope with large memory sizes and symbolic ad-
dressing. The veriﬁcation problem can be divided into two parts if memories are
described as separate blocks or units:
• veriﬁcation of the memory block itself, i.e., whether the structural imple-
mentation of the block meets the requirements. For example, STE has
been successfully applied to the veriﬁcation of large memory arrays (e.g.,
[PB99, WAK98, HS97, PRBA97, PRBB96]), see section 3.2;
• interaction of the memory with the rest of the system; abstraction of the
implementation details of the memory block facilitates the veriﬁcation of
the entire circuit; however, the abstract model has to capture the func-
tionality of the memory, e.g., two read-operations with the same address
result in the same value if there is no intervening store-operation. Oth-
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erwise veriﬁcation of the entire circuit can produce false negatives or false
positives.
Various representations of memory operations have been proposed for formal
veriﬁcation of digital circuits. States are often represented by decision diagrams
by techniques relying on state space exploration, e.g., [BCMD90, BB94]. This
permits the representation of a register ﬁle but not of a large data memory due
to the sensitivity to graph explosion, see section 3.5.
SVC (see section 3.3) veriﬁes automatically formulas which can contain the
two array operations read and write to model memory operations.19 Veri-
ﬁcation of control logic is possible using SVC if the veriﬁcation task can be
reduced to a formula which is suﬃcient to demonstrate the veriﬁcation goal. Re-
lationships of memory operations are revealed by SVC basically by case analysis.
A read-operation read(write(s, aW, v), a1) after a write-operation is rewrit-
ten to ite(a1 = aW, v, read(s, a1)). A case analysis is required to prove that
read(write(s, aW, v), a1) = read(write(s, aW, v), a2) follows from a1 = a2.
The case analysis guarantees the functional consistency of the abstract memory
model. A similar way of abstraction and reasoning is used by [VB00, VB99b] et
al,20 see also section 3.3.
Our approach avoids case analysis on memory operations. Equivalences of
memory operations as in the example above are detected in a diﬀerent manner
during simulation. Rewriting and case analysis can become also not practicable
in a validity checker if memory operations cause too many case splits. This can
be the case, for example, if operands are read repeatedly from a memory and
the result is written back. Consider a simple architecture, where an instruction
with two source- and one destination-address is read from an instruction mem-
ory. The source values are read from data memory, they are added, and the
result is written back. Finally, the program counter is incremented and the next
instruction is fetched. Equivalence checking of the data memory after, e.g., six
instructions requires already 11,868,920 case splits using SVC (4396s on a 300
MHz Sun Ultra II), if we reverse the order of the ﬁrst two instructions addressing
distinct places in the data memory. Our approach avoids these case splits.
[Moo98] uses ACL2 to simulate symbolically executable formal speciﬁcations,
see section 3.4. Memories are modeled as lists of symbolic values which represent
the memory contents, i.e., the length of the lists grows with the memory size.
This explicit modeling allows no eﬃcient automatic reasoning about symbolic
values of address registers, since, e.g., a store-operation with a symbolic address
can change any memory place. As discussed in section 3.4, the intention of
[Moo98] is completely diﬀerent since a fast simulation on some indeterminate
data is provided.
19Our model of memories is similar, see section 4.1.5.
20Although the approach of [VB00, VB99b] is slightly diﬀerent with respect to the replace-
ment of uninterpreted functions by domain variables.
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3.8 Contribution of this Work
Table 3.1 summarizes the main advantages and limitations/inconveniences of
the techniques discussed in the preceding sections compared to our approach.
The most common distinguishing feature is the application area of our symbolic
simulator described in section 2.2. The main contributions of our approach are:
• interpreted sequential veriﬁcation at diﬀerent levels of abstraction as demon-
strated by experimental results:
– automatic sequential veriﬁcation of gate-level results of a commercial
synthesis tool against a behavioral or structural speciﬁcation at rt-
level, see [Rit00] and section 7.3;
– automatic sequential equivalence checking of two descriptions at rt-
level at diﬀerent levels of abstraction, i.e., structural descriptions with
implementation details can be compared with their behavioral speci-
ﬁcations, see [REH99] and section 7.2;
• the ﬂexible use of an open library of diﬀerent equivalence detection tech-
niques in order to ﬁnd a good compromise between accuracy and speed.
Additional equivalence detection algorithms can be integrated without re-
quirements like canonizability of functions;
• an eﬀective combination of symbolic simulation and decision diagrams to
detect corner-cases of equivalence;
• equivalence checking of descriptions with complex reorderings of memory
operations, see [RHE99] as well as section 5.9 and 7.1;
• a veriﬁcation which is independent of the speciﬁc synthesis tool and copes
also with manual modiﬁcations of the designer;
• a good debugging support.
These results are made possible by the essentials described in section 2.1 which
distinguish our symbolic simulation approach.
The objective to use our symbolic simulator for property veriﬁcation as de-
scribed in section 2.7 is not considered in Table 3.1 and above, since no ex-
perimental evidence exists with the exception of ﬁrst results concerning register
binding veriﬁcation. The same holds for veriﬁcation at algorithmic level.
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Advantages Limitations/Inconveniences
compared to our approach compared to our approach
STE and
previous
approaches
• property veriﬁcation possible
(model checking)
• veriﬁcation of large/complex
memories and data components
• combination with theorem proving
techniques possible
• application to complex control sys-
tems (without user-interaction) ?
• application at higher level of
abstraction ?
Validity
checking
based
techniques
SVC based techniques
• faster if interpretation is suﬃcient
• veriﬁcation of complex processor
examples (number of paths to ver-
ify) at rt-level possible
Uninterpreted approaches
• very fast on problems requiring no
interpretation of functions
• signiﬁcantly faster even than SVC
on those examples
• interpretation has to be suﬃcient
⇒ requirements on new theories
• possible term-size/case-explosion
• limitations of bit-vector arithmetic
• application at gate-level ?
• consideration of memory operations
• information of counterexample
• uninterpreted approaches: limited
to problems requiring no interpre-
tation of functions
Theorem
proving
techniques
General
• larger application area
• cope with very large and
complex designs
Used as symbolic simulation tool
• fast symbolic simulation for
debugging
General
• not automatic ⇒ require often ex-
tensive user guidance from experts
Used as symbolic simulation tool
• control ﬂow not indeterminate in
order to do without user guidance
• symbolic addressing of memories ?
Techniques
relying on
state space
exploration
• property veriﬁcation
(model checking)
• reason about inﬁnite sequences
• state traversal can be faster than
symbolic simulation
• interpretation of functions is irrele-
vant once the transition relation is
extracted
• state explosion problem
• consideration of memories
• incomplete speciﬁed systems
Semi-
formal
approaches
• fast ”falsiﬁcation” or debugging
• application to large designs
⇒ increase protection against
implementation errors
• incomplete veriﬁcation
⇒ consideration of corner cases
not guaranteed
• heuristic approaches ⇒ coverage ?
Tab. 3.1: Comparison of the symbolic simulation approach to other techniques

Chapter 4
Symbolic Simulation Procedure
Modiﬁcations of the data structure before symbolic simulation are described
in section 4.1. Section 4.2 discusses the strategy for invoking the equivalence
detection. Section 4.3 describes how the results of the equivalence detection are
notiﬁed using EqvClasses.
The evaluation of conditions during symbolic simulation is presented in section
4.4. Section 4.5 gives two examples for symbolic simulation runs to illustrate the
approach. Finally, section 4.6 presents the actual implementation of the symbolic
simulation algorithm introduced in section 2.8.
4.1 Preparing the Data Structure for Symbolic
Simulation
The symbolic simulator requires some substantial modiﬁcations of the initial
data structure which are performed in a pre-processing step. Finite sequences
have to be generated from the descriptions to be veriﬁed since the number of
simulation steps must be ﬁnite. Section 4.1.3 demonstrates that the veriﬁcation
problem can be reduced for many cyclic designs, e.g., pipelined machines to the
equivalence check of acyclic sequences.
The input language is brieﬂy described in section 4.1.1. Section 4.1.2 gives an
overview of the compilation tools used. The main transformations are presented
in section 4.1.3 to 4.1.5. Additional transformations are reported in appendix
9.1 to 9.3.
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4.1.1 Input Language
The experimental hardware description language LLS (Language of Labelled Seg-
ments) is used as input language for our symbolic simulator. A detailed descrip-
tion of LLS is given in [Hin98b], see also [EHR98, Hin00].
A frequently used universal language as VHDL, which was mainly developed
for simulation purposes, has the disadvantage that it lacks standardized formal
semantics. Therefore, its applicability to formal synthesis and veriﬁcation is
limited. Synthesis tools support only subsets of VHDL.
LLS, a further development of SMAX (SMall and AXiomized) [Eve91, ES92],
possesses a formal semantic which allows to support formal synthesis and veriﬁ-
cation. It is an experimental, axiomatized hardware description language which
permits to describe a closed, deterministic, synchronously parallel transition sys-
tem. LLS is mainly intended to represent systems at rt-level or algorithmic-level,
but allows also a description at gate-level. Extended FSMs (EFSMs), which are
a common concept in many approaches, can easily be represented in LLS. Figure
4.1 gives an example adapted from [RJ95] (the description calculates a ·b mod n)
in extended FSM notation and the corresponding textual LLS representation.
The symbol ”-” in a condition denotes that the transition is taken in any case.
The same symbol as action represents a STALL, i.e., the register values remain
unchanged. Labels like L0 correspond to control states, and are used to guide
L0 : (S<-0, I<-0); L1;
L1 : if I≤15 then
        if ODD(B) then 
                  (S<-S+A); L2;
        else STALL; L3; endif;
     else (SOUT<-S); Le; endif;
L2 : if S>N then (S<-S-N); L3;
     else STALL;  L3; endif;
L3 : (I<-I+1, B<-B/2, 
      A<-A*2); L4;
L4 : if A>N then (A<-A-N); L1;
     else STALL; L1; endif;
Le:
L0
-/(S<-0, I<-0);
L1
L2
L3
L4
I≤15 ∧
ODD(B)/
(S<-S+A);
I≤15 ∧
¬ ODD(B)/-
S>N/
(S<- S-N);
¬ (S>N)/-
-/(I<-I+1, 
   B<-B/2,
   A<-A*2);
A>N/ (A<-A-N);
¬ (A>N)/-Le
¬ (I≤15)/
(SOUT<-S);
Fig. 4.1: Extended FSM and corresponding LLS description. Taken from [EHR99]
the ﬂow of control. An initial label (L0 in Fig. 4.1) has to be identiﬁed for each
description. A LLS description consists of a number of segments of the form L:
B where B is called the segment-body associated with label L. The labels occur-
ring in the segment-body are called exit labels, and are used to specify the ﬂow
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of control; e.g., L2, L3 and Le are the exit labels of segment L1 in Fig. 4.1. The
data operations are speciﬁed in the segment body B. Assignments to a variable
like x←y are called transfers. Parentheses enclose synchronous parallel trans-
fers, e.g., (x←y, y←x) exchanges the contents of x and y in a single step. The
sequential composition operator ”;” separates consecutive transfers, see for ex-
ample Fig. 4.2. The content of the variable y after the execution of the segment
M0: (x←a+b);
(y←x-1); M1;
Fig. 4.2: Example of sequential transfers in LLS
body of M0 is a+b-1 and control is transferred to M1.
Branches are realized by if-then-else-clauses. Cyclic behavior has to be mod-
eled by branches and exit labels since no explicit loop-construct is provided.
Compilers from a subset of LLS to VHDL, from a subset of VHDL to LLS,
and from a subset of C to LLS exist and are presented in the following section.
4.1.2 Overview of Compilation Tools
Two sets of compilers are used for pre-processing, Fig. 4.3 gives an overview.
The ﬁrst set is not speciﬁc to the symbolic simulator, i.e., those compilers are
shared with other tools or applications. They translate descriptions between
the intermediate data format IDS (Internal Data Structure using GNU Common
Lisp commands) and other representations:
• the LLS compiler [EHR98, Hin98b, Hin00] translates between the textual
representation LLS and IDS;
• the C2LLS compiler [Lev00] supports a subset of ANSI C; it generates ﬁrst
a C description similar to the LLS format which is used to derive a LLS
description;
• the SYN2IDS translator1 transforms synthesis results of the Synopsys©R
Design CompilerTM using the AlcatelTM MTC45000-library in VHDL to
IDS format; it has been implemented to allow a sequential veriﬁcation of
the synthesis results. The compiler is described in appendix 9.4;
• the IDS2VHDL translator [Hin00] transforms an IDS description into a
VHDL design. Since memories are modeled as arrays in LLS/IDS, which
are not suitable for synthesis, they are described structurally in VHDL
by generating the corresponding address-, data-, and control-signals to a
standard memory block, see appendix 9.4.
1The term ”translator” is used instead of ”compiler” since the tool only transforms the data
format. For example, a syntax check (like in the LLS compiler) is not provided. The same
holds for the IDS2VHDL translator, see below.
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LLS C VHDL
intermediate format
(IDS)
finite sequences
(FDS)
Input format of the
symbolic simulator
(EDS)
shared
compilers/
translators
compilers/
translators
specific
to the
symbolic 
simulator
Generating finite sequences
(section 4.1.3)
Transformations of
sections 4.1.4 to 4.1.5
and appendix 9.1 to 9.3
C2LLS
LLS-compiler
and decompiler
IDS2VHDL
SYN2IDS
( only Synopsys-
       synthesis results )
Fig. 4.3: Overview of compilation tools
The IDS data structure is also used for other tools, e.g., automatic pipeline
construction [HER99, Hin00] or veriﬁcation of register-binding [BRHE00] and
is not adapted to symbolic simulation. Therefore, two compilers speciﬁc to the
symbolic simulator have been developed. The ﬁrst one generates ﬁnite sequences
as described in section 4.1.3. The second one performs all other transformations
necessary for symbolic simulation which are presented in section 4.1.4 to 4.1.5,
and appendix 9.1 to 9.3.2
Note that all transformations and modiﬁcations are achieved automatically.
Only the generation of the ﬁnite sequences requires in some cases an annotation
in the initial description which is discussed in section 4.1.3.
4.1.3 Generating Acyclic Sequences
Symbolic simulation is able to compare only terminating descriptions, i.e., de-
scriptions which consume only a ﬁnite number of computation steps and which
have to consist, therefore, of an acyclic sequence of statements. However, for
2The designations FDS format (Flushed Data Structure) for the format after the ﬁrst com-
piler and EDS (Equivalence-checker Data Structure) for the input format of the symbolic sim-
ulator are used for historical reasons; the symbolic simulator was ﬁrst applied to equivalence
checking of systems with pipelining.
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many cyclic designs the veriﬁcation problem can be reduced to the equivalence
check of acyclic sequences. Determining those sequences requires only an in-
sight of the user in his own design but not in the automatic veriﬁcation process.
Generating acyclic sequences consists in
• unrolling ﬁnite loops, and
• breaking inﬁnite loops, which are described either explicitly (e.g., in an
algorithmic description) or implicitly (e.g., description of a processor on
which a program with an arbitrary number of instructions can be executed).3
Finite Loops
Loops with a limited number of iterations can be unrolled if the upper limit of
iterations is known: an if-then-else-clause with the loop body in the then-branch
is replicated according to the upper limit. The if-then-else-clause tests the loop
condition, i.e., the corresponding loop body is only simulated if the condition
is true; otherwise symbolic simulation reaches the “empty” else-branches, i.e.,
the additional cycles are ignored (STALL signiﬁes that the register values remain
unchanged). Note that only the upper limit of iterations has to be known. The
number of iterations may vary depending on the path, see Example 4.1.
Example 4.1
Fig. 4.4 (a) shows a loop in pseudo-code, which would be implemented in LLS
using branches and exit labels. The description to simulate symbolically is given
(a) if a=b then i←0;
else i←3;
while i<5 do
res←y+res;
i←i+1;
od
(b) if a=b then i←0;
else i←3;
if i < 5 then res←y+res; i←i+1;
else STALL ;;change nothing
if i < 5 then res←y+res; i←i+1;
else STALL ;;change nothing
if i < 5 then res←y+res; i←i+1;
else STALL ;;change nothing
if i < 5 then res←y+res; i←i+1;
else STALL ;;change nothing
if i < 5 then res←y+res; i←i+1;
else STALL ;;change nothing
Fig. 4.4: Unrolling of loops with upper limit
in Fig. 4.4 (b). The upper limit of iterations is 5, but the loop may terminate
after 2 iterations. Three ”empty” else-branches (STALL) are simulated in this
case. Note that loop termination is determined in both cases automatically by
detecting equivalence of i<5 and 0 (false).
3Note that explicit loops are also modeled by branches and exit labels in LLS since no
explicit loop-construct is provided.
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Inﬁnite Loops
Many cyclic designs contain an inﬁnite loop, e.g., fetching and executing repeat-
edly an instruction on a processor. Those inﬁnite loops have to be “broken”
since otherwise simulation does not terminate on all possible paths. Reducing
the veriﬁcation problem for those designs to a comparison of two ﬁnite sequences
is often possible by simply comparing a ﬁnite number of executions of the loop
bodies in the speciﬁcation and in the implementation:
Example 4.2
A behavioral speciﬁcation is given, where the execution of one instruction takes
only two cycles. The implementation is a microprogram-architecture which exe-
cutes an instruction in 8 to 10 cycles depending on the instruction. The execution
of instructions is not overlapped.
The acyclic sequences to be compared in this example are the execution of
one instruction in the speciﬁcation and in the implementation. If the ﬁnal values
of the registers are the same for all acceptable initializations then an arbitrary
sequence of instructions produces the same results as well, i.e., the descriptions
are computationally equivalent. Note that arbitrary values have to be assumed
for additional registers in the implementation.
The ﬁnite sequence, which describes the execution of one instruction in the
behavioral speciﬁcation can be often detected automatically: all exit labels (see
section 4.1.1) which have not occurred along the path of execution, are replaced
iteratively by the corresponding segment body. The instruction is completed
if a label is reached which has been already used. Alternatively, the user lists
explicitly the sequence of labels which represent the execution of an instruction.
The description of the structural implementation represents only one cycle.
This description has to be replicated 10 times in order to consider the maximum
number of cycles to be simulated symbolically. An additional comment of the
designer has to prevent the simulation of redundant cycles for shorter instructions
with only 8 or 9 cycles. This is done by simply introducing a ﬂag, which signals
whether an instruction has already been started and which is evaluated before
a new instruction is started.4 The realization of this short comment in the LLS
language is given in appendix 9.5.
Note that the information provided by the user concerns only the functionality of
the design and can be provided without knowledge about the veriﬁcation process.
The execution of instructions in Example 4.2 is not overlapped. Therefore,
equivalent states have to be reached in both descriptions after each instruction.
Symbolic simulation copes also with overlapped execution to demonstrate com-
putational equivalence. The ﬁnite sequences are straightforward to construct if
the loop bodies of the speciﬁcation and of the implementation are identical, or
4This test is similar to the unrolling of the ﬁnite loop, see Example 4.1. The ﬂag corresponds
to the loop condition.
4.1.3 Generating Acyclic Sequences 41
if n iterations of the speciﬁcation loop should produce the same results as m
iterations of the implementation loop.
Example 4.3
Two structural descriptions of a microprocessor are compared. The execution of
an instruction takes 3 cycles in the sequential speciﬁcation. The implementation
fetches and executes two instructions in 3 cycles without data or control hazards.
The loop is inﬁnite, i.e., computational equivalence has to be demonstrated for
arbitrary instruction sequences. But it is suﬃcient to compare 6 cycles of the
speciﬁcation to 3 cycles of the implementation.
Comparing a distinct number of executions of the loop bodies as in Example 4.3
is not suﬃcient if the loop bodies overlap diﬀerently in the speciﬁcation and in
the implementation. An important class of veriﬁcation examples where such an
overlapping has to be considered is the equivalence check of a pipelined processor
and the corresponding sequential speciﬁcation.
Example: Veriﬁcation of Systems with Pipelining
Pipeline veriﬁcation is used in the following as an example to demonstrate how
the veriﬁcation problem can be reduced to a comparison of two ﬁnite sequences
even if loop-unrolling or matching only parts of the inﬁnite loops in the speciﬁ-
cation and in the implementation cannot be applied in a straightforward way.
Example 4.4
An implementation of the DLX-architecture [HP96] with a ﬁve stage pipeline is
compared to the instruction set architecture (ISA) of the DLX, which is modeled
by a sequential description.
The execution of instructions are overlapped in architectures with pipelining to
optimize the throughput. Therefore, the equivalence of a system with pipelin-
ing and of a sequential speciﬁcation cannot be demonstrated by comparing the
execution of a single instruction, since the overlapped preceding or succeeding
instructions modify the state of the processor. Burch and Dill [BD94] proposed
an approach which allows to verify a pipelined system against its sequential
speciﬁcation by using the ﬂushing property of the pipelined design (see below).
This approach has also been extended to the veriﬁcation of dual-issue and (with
limitations) super-scalar architectures [JDB95, Bur96, WB96].
Pipelined processors typically have an external input which forces the processor
to continue the execution of instructions already in the pipeline while not fetching
new instructions which is called stalling the processor. After having stalled a
processor for a ﬁnite number of cycles, all remaining instructions are completed
and the pipeline is empty which is referred to as ﬂushing the processor.
The equivalence check can be reduced to a comparison of two sequences:
• starting one instruction in the pipeline and ﬂushing afterwards;
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• ﬂushing the processor and executing the last instruction on the sequential
processor.
In the ﬁrst case the last instruction is executed on the pipelined system while in
the second case it is executed on the sequential processor of the speciﬁcation.
Example 4.5
Fig. 4.5 shows the principle for a 5-stage DLX-Pipeline. Hazards are neglected
for simplicity. Each instruction consists of ﬁve stages IF to WB. Fig. 4.5 (a) and
Fig. 4.5 (b) both describe the end of the execution of an arbitrary program. The
last instruction is also started on the system with pipelining in Fig. 4.5 (a) while
it is executed on the sequential processor in Fig. 4.5 (b). Because the dotted
areas on the left side are identical, it is suﬃcient to compare the sequences on
the right side:
• the last instruction is started in the pipeline and then the ﬂushing takes
four cycles;
• the immediate ﬂushing of the pipeline takes four cycles; the last instruction
is executed on the sequential processor.
The processor is in this example in the full pipeline state at the beginning of
both sequences. Note that other states, e.g., due to previous hazards have to be
considered, too.
IF ID EX MEM WB
IF ID EX MEM WB
IF ID EX MEM WB
IF ID EX MEM WB
IF ID EX MEM WB
IF ID EX MEM WB
IF ID EX MEM WB
IF ID EX MEM WB
IF ID EX MEM WB IF ID EX MEM WB

 
pipeline description
pipeline description sequential description
(b)
(a)
Fig. 4.5: Veriﬁcation of systems with pipelining
If the two sequences are equivalent then every execution of a program on the
system with pipelining can be serialized successively, i.e., each time one more
instruction is executed on the sequential processor. Consider the execution of
n instructions. In the speciﬁcation n-1 pipelined executions are followed by one
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serial execution; the implementation consists of n pipelined executions. Both
executions produce the same results if the two ﬁnite sequences described by the
solid areas in Fig. 4.5 are equivalent. By means of an inductive argument,
the procedure can then be applied to n-2 pipelined executions where again one
serial execution is extracted. Therefore, an arbitrary program produces the same
results on the system with pipelining as on the sequential processor.5
Example 4.6
The serialization of the execution of 5 instructions is demonstrated in Fig. 4.6.
One instruction is already executed sequentially in Fig. 4.6 (a). A second in-
struction is executed on the sequential speciﬁcation in Fig. 4.6 (b). Finally,
the entire program of ﬁve instructions is executed on the sequential processor in
Fig. 4.6 (c). Each of the transformation steps leads to computational equivalent
results if the two sequences described by the solid area in Fig. 4.5 are equivalent.
(a)
(b)
(c)
IF1 ID1 EX1 MEM1 WB1
IF2 ID2 EX2 MEM2 WB2
IF3 ID3 EX3 MEM3 WB3
IF4 ID4 EX4 MEM4 WB4 IF5 ID5 EX5 MEM5 WB5
IF1 ID1 EX1 MEM1 WB1
IF2 ID2 EX2 MEM2 WB2
IF3 ID3 EX3 MEM3 WB3 IF4 ID4 EX4 MEM4 WB4 IF5 ID5 EX5 MEM5 WB5
...
IF1 ID1 EX1 MEM1 WB1 IF2 ID2 EX2 MEM2 WB2 IF3 ID3 EX3 MEM3 WB3 IF4 ID4 EX4 MEM4 ...
Fig. 4.6: Inductive proof
[BD94] describe the veriﬁcation process sketched above by transforming an old
implementation state in two manners into new speciﬁcation states which are
compared, see also appendix 9.8.
Fig. 4.5 and 4.6 consider only the ﬂushing of a processor without additional
stalls due to load-interlocks or branch instructions in the pipeline. The ﬂush-
ing of a 5-stage pipeline may take signiﬁcantly more than 4 cycles because of
those exceptions. Section 7.1 gives results for the veriﬁcation of pipelined pro-
cessors which are automatically constructed by a formal synthesis tool developed
at Darmstadt University of Technology [Hin00, HRE99]. The generation of the
ﬁnite sequences according to the technique from [BD94] is completely automatic,
5The base case of the induction is to check whether the execution of a single instruction
produces the same result on both systems. This case is considered by the equivalence check of
the two sequences, too.
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see section 7.1. Results for the veriﬁcation of two structural processor descrip-
tions with pipelining are reported in section 7.2.1. The correct ﬂushing of these
examples requires some designer information to handle control and data hazards,
see section 7.2.1.
Note that pipeline veriﬁcation according to [BD94] is limited to an equivalence
check of the ﬁnal register values which is suﬃcient, e.g., for general-purpose
processor designs. Veriﬁcation of intermediate results may be also important,
e.g., for reactive systems and can be done by our symbolic simulator by simply
extending the set of RegVal-pairs to be compared.
4.1.4 Expressing the Inherent Timing Structure
The values of the registers after successive assignments are distinguished explic-
itly by indexing rather than by rewriting the register with the symbolic term
assigned to it.
The indexing expresses the inherent timing structure of the initial descriptions
explicitly. An indexed register name is called a RegVal. A new RegVal with an
incremented index is introduced after each assignment. An additional upper
index s or i distinguishes the RegVals of the speciﬁcation and of the implementa-
tion. Only the initial RegVals as anchors are identical in the speciﬁcation and in
the implementation, since the equivalence of the two descriptions is tested with
regard to arbitrary but identical initial register values. Fig. 4.7 gives a simple
adr←pc;
ir←mem(adr);
if ir[0:5]=000111
then (pc←pc+1, adr←ir[6:15]);
mi←mem(adr);
ac←ac+mi;
else pc←pc+2;
adr1 ←pc;
ir1 ←mem(adr1);
if ir1[0:5]=000111
then (pc1 ←pc+1, adr2 ←ir1[6:15]);
mi1 ←mem(adr2);
ac1 ←ac+mi1;
else pc1 ←pc+2;
adr2 ←adr1;
mi1 ←mi;
ac1 ←ac;
Fig. 4.7: Indexing registers after each new assignment
example written in LLS. Parentheses enclose the synchronous parallel transfers
in the fourth line. The sequential composition operator ”;” separates consecutive
transfers.
“Fictive” assignments (italic in Fig. 4.7) have to be generated, if a register is
assigned in only one branch of an if-then-else-clause in order to guarantee that
on each possible path the sequence of indexing is complete and consistent. This
makes the indexing complex since nested if-then-else-clauses with sequential or
parallel assignments have to be considered: the maximum index of all branches
has to be determined ﬁrst; then branches with less assignments have to be ﬁlled
up correctly with “ﬁctive” assignments.
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The number of RegVals of a register need not be identical in the speciﬁcation
and in the implementation, see the example given by Fig. 4.8. Therefore, the ﬁnal
RegVals are separately marked. Checking computational equivalence consists in
asma
asma−1
as2
as1
bsmb
bs2
bs1
csmc
csmc−1
cs2
cs1
aina
aina−1
ai2
ai1
binb
bi2
bi1
cinc
cinc−1
ci2
ci1
have to be in one EqvClass
⇐ for computational equivalence ⇒
with respect to a and c
need not be equivalent
⇐ and may diﬀer ⇒
in number
initial register values
a b c
 
Speciﬁcation Implementation
Fig. 4.8: Relation between RegVals for computational equivalence
verifying that the ﬁnal RegVals in the speciﬁcation with the highest index are
equivalent to the corresponding ﬁnal RegVals in the implementation on each
path, e.g., asma / a
i
na and c
s
mc / c
i
nc in Fig. 4.8.
The introduction of RegVals makes all information about the sequential or
parallel execution of assignments redundant which is, therefore, removed after-
wards.
Formula based techniques like SVC do not use distinct RegVals because they
represent the modiﬁcations of register values in the term-hierarchy implicitly.
Expressing the timing structure explicitly has several advantages. Term size
explosion is avoided, because terms can be expressed by intermediate RegVals.
We do not lose information about intermediate relationships by rewriting or
canonizing so that arbitrary additional techniques can be used to demonstrate
the veriﬁcation goal. In addition, support of debugging is improved by using the
supplementary information.
4.1.5 Memory Operations
The memory model used by the symbolic simulator assumes an unlimited, but ﬁ-
nite size for each memory in the descriptions. Similar to [Sho79, BD94, BDL96],
two array operations are used to model memory access: read(mem,adr) re-
turns the value stored at the address adr of memory mem. The second operation
store(mem,adr,val) returns the whole memory state of mem after changing the
memory state only at adr to val.
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Memories are modeled as vectors (one-dimensional arrays) of words, where a
word is in fact a register. We distinguish the two terms for better readability.
The words in a memory are numbered with ascending integers starting with 0.
Thus mem[i] denotes the i+ 1-th word. Let & denote the concatenation of two
words. The j-th RegVal of a memory mem is determined by the concatenation
of all corresponding words, i.e., RegVal memj =
size(mem)−1
&
i=0
memj [i] . The number of
words of the memory is given by size(mem).
Read- and store-operations are used for all accesses to arrays that are ad-
dressed by registers instead of constants. This includes not only, e.g., the data
memory of a processor but also the register ﬁle. On the other hand, arrays ad-
dressed in the descriptions by constants need not be modeled by the read/store-
scheme. A memory word addressed only by a constant can also be considered as
a register. This is practically done by replacing all these memory operations by
a new distinct register name, e.g., dmem[3]←x becomes dmem3←x.
Similar to our procedure for registers, the inherent timing structure of the
initial description is expressed explicitly by indexing the memory names. A new
RegVal (for memories) with an incremented index is introduced after each store-
operation. For example, the third store-operation to a memory dmem[adr]←val
becomes dmems3 ← store(dmems2, adrs4, vals1). Note that the indexes of adr and
val are arbitrarily chosen in this example. The RegVals dmems2 and dmem
s
3 rep-
resent the memory state before and after the store-operation. Only the initial
register/memory names as anchors are, again, identical in the speciﬁcation and
in the implementation, since the equivalence of the two descriptions is tested
with regard to arbitrary but identical initial register values and memory states.
Checking computational equivalence consists in verifying that the state of two
memories is identical, i.e., the respective RegVals of the memories have to be
equivalent. Deﬁnition of equivalence requires that eval(t) (see page 12) returns
a constant for an acceptable initialization. Deﬁnition 2.4 of acceptable initializa-
tions has to be modiﬁed according to Fig. 4.9 to consider memory operations.
M comprises all memories. The set R describes all RegVals of registers.
acceptable(initRegV als)⇔( ∀RegV alinitial,k ∈ R : init(RegV alinitial,k) is a constant ∧
init(RegV alinitial,k) ∈ domain(RegV alinitial,k)
)∧


∀mem ∈M : ∀i = 0, · · · , size(mem) − 1 :
meminitial[i] is a constant ∧
meminitial[i] ∈ domain-of-words(mem)

∧


∀Ci ∈ C : eval(Ci) is a constant ∧{
Ci decided true : eval(Ci) = 1
Ci decided false : eval(Ci) = 0


Fig. 4.9: Modiﬁcation of Deﬁnition 2.4 to consider memory operations
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The modiﬁed deﬁnition of an acceptable initialization guarantees only that
the words of the initial RegVal of a memory are constants. Therefore, deﬁning
a read as the selection of the corresponding word is only possible if the initial
RegVal of the memory is read. Furthermore, only the initial RegVal of a memory
can be evaluated as a concatenation of the corresponding memory words.
Deﬁnition 4.1 (read- and store-operations)
RegV almeminitial :
size(mem)−1
&
i=0
meminitial[i]
read(RegV almeminitial, adr) : meminitial[adr]
read(RegV almemj =initial, adr) : t =


RegV almemj−1 : read(RegV al
mem
j−1 , adr)
store(RegV almemj−1 , sadr, val) :
if adr = sadr
then val
else read(RegV almemj−1 , adr)
t : right-hand side term of
assignment to RegV almemj
store(RegV almemj , adr, val) :
(
adr−1
&
i=0
read(RegV almemj , i)
)
&
val &(
size(mem)−1
&
i=adr+1
read(RegV almemj , i)
)
The deﬁnition of read- and store-operations supposes that only (preceding)
RegVals of the same memory or stores are assigned to RegVals of memories.
If the read-operation accesses an initial memory state then the corresponding
initialization of the data word meminitial[adr] of memory mem is returned. Oth-
erwise the read-operation is applied to the last preceding store-operation. If
the values of the addresses are the same then the corresponding value stored is
read. Otherwise it seems for the read that the preceding store was not executed
and the value at the same address is read from the previous memory state.
The value of a store-operation, which returns the entire new memory state, is
deﬁned as a concatenation of read-operations of all words, considering the new
value val at adr. The value of RegVals of memories is deﬁned by the store-
operation or the RegVal assigned, see Deﬁnition 2.3 of eval(t). Two memory
states are identical iﬀ all data words are identical. As in Deﬁnition 2.6, two
terms are intuitively equivalent if an exhaustive numerical simulation of each
possible initialization of the registers and memories result in the same value for
both terms.
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The assumption of an arbitrary memory size requires verifying that the address
is not out of range of the actual memory. This is trivial in most of the cases,
where memory size is size(mem) = 2addresslines.
Note that addresses and values in Fig. 4.9 are constants while the equiva-
lence detection for memory operations described in section 5.9 has to cope with
symbolic addresses.
4.2 Invoking the Equivalence Detection
The symbolic simulator employs a number of techniques to determine equivalent
terms during simulation. Re-checking equivalence for all terms already encoun-
tered on a path after each simulation step would decrease the simulation speed
unacceptably. Therefore, invoking the equivalence detection has to be controlled
as discussed in this section. The dd-checks are usually just used at the end
of a path if the veriﬁcation goal is not demonstrated. An exception represents
symbolic simulation for gate-level veriﬁcation as discussed in section 6.4.
The transformation steps done during pre-processing preserve the timing struc-
ture. In general, equivalence of the arguments of two terms is already known,
when the second term is found on the path. Therefore, it is suﬃcient to check
only at the ﬁrst occurrence of a term whether it is equivalent to other terms
previously found. Furthermore, equivalence checking for a term is stopped after
the ﬁrst union operation, since all equivalent terms are (ideally) already in the
same equivalence class.
Invoking equivalence detection for a term only at its ﬁrst occurrence can be
insuﬃcient because of successive case-splits. The set of possible initial RegVals
is constrained by a case-split. Equivalence of two terms previously found on the
path might be given only under this new decision.
Example 4.7
The last situation occurs especially in the case of operations to memories. The
order of the read- and the store-operation is reversed in the implementation of
the example of Fig. 4.10. Thus, val is forwarded if the addresses are identical.
The problem is to detect that, in the opposite case, the ﬁnal values of x are
identical, which is only obvious after the case-split (setting adr1 ∼=C adr2) and
not already after the assignments to x.
Speciﬁcation
mems1[adr1]←val;
xs1 ←mems1[adr2];
zs1 ← xs1 +y;
Implementation
xi1 ←mem[adr2];
memi1[adr1]←val;
if adr1=adr2
then zi1 ←val+y;
else zi1 ← xi1 +y;
Fig. 4.10: Forwarding example
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The example indicates, that it is important to check read- and store-terms
whenever the equivalence classes of the corresponding addresses are modiﬁed.
Re-checking equivalence of all terms found on a path after each case-split is
unacceptable, too. Equivalence detection is invoked again for a term in two
cases:
• the value of a condition cannot be decided, i.e., its value seems to depend
on the initial RegVals. This would make a case-split necessary. The terms
of the condition are re-checked if there are additional case-splits after the
ﬁrst occurrence of the terms. The repeated equivalence check veriﬁes if
additional equivalences are given under the additional assumptions of the
case-splits. Those equivalences may allow to decide the value of the condi-
tion and to avoid the case-split leading to one false path;
• the veriﬁcation goal, i.e., the equivalence of two terms or RegVals is not
demonstrated since the terms are not in the same EqvClass.
Terms can have other terms, intermediate RegVals and initial RegVals as argu-
ments. Invoking the equivalence detection for the arguments of a term, i.e., the
subterms depends on whether the term is found for the ﬁrst time or whether the
equivalence of the term is re-checked:
• a term is found for the ﬁrst time on a path: equivalence detection is called
recursively only for those subterms, which have also been found for the ﬁrst
time; note that the terms assigned to intermediate RegVals are guaranteed
to be checked at least once;
• equivalence of a term is re-checked: all arguments are re-checked recur-
sively; terms assigned to intermediate RegVals are re-checked, too. There-
fore, invoking recursively the equivalence detection stops only at the initial
RegVals or constants.
Invoking the equivalence detection only when a term is ﬁrst found, a condition has
to be decided, or the veriﬁcation goal is not demonstrated need not be optimal.
Invoking additionally the equivalence detection after case-splits can be useful if
a term is frequently used as argument of other terms and
• if the equivalence of a term with a speciﬁc function to other terms often
depends on successive case-splits,
• it is frequent that the assumption of a case-split establishes an equivalence
between one of the terms or subterms of the condition and some other
term, or/and
• the additional equivalence check requires little computation time.
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Deciding if an additional check is useful is a trade-oﬀ between its computation
time and the time for a possible re-check, which is often higher. If the equiva-
lence of two terms has to be detected to decide a condition or to demonstrate
the veriﬁcation goal then a re-check is required as described above. This re-
check considers all subterms and requires, therefore, more computation time.
For example, a re-check of the ﬁnal values of zs1 and z
i
1 in Example 4.7 includes
re-checking the additions. This is avoided if equivalence detection is invoked
again for the read-operation mems1[adr2] directly after the case-split.
The eﬀect of invoking additionally the equivalence detection on the simulation
speed has to be judged by experimental evidence. The following additional checks
have turned out to be useful:
• memory operations are re-checked each time the EqvClass of the corre-
sponding addresses is modiﬁed. This is necessary since the value of the
addresses is often constrained by case-splits after the ﬁrst occurrence of
the term as in Example 4.7;
• a case-split can constrain the value of a term so that the term is equivalent
to a constant; since the domain of an n-bit-vector is restricted to 2n values,
setting it ∼=C to 2n − 1 values means that it must be equivalent to the
remaining value. For example, if b, a vector of 2 bits, is set inequivalent to
00, 01, and 11, then b is equivalent to 10. Moreover, setting bit-selections of
a term equivalent to a constant (e.g., a[3:4]∼=C3) in a case-split constrains
also the set of possible values of a term. Therefore, the technique described
in section 5.10 is used to check whether a term is equivalent to a constant
each time
– the term is set inequivalent to a term, which is in a EqvClass with a
constant,
– a bit-selection of the term is set equivalent to a constant, or
– a bit-selection of the term is set inequivalent to a term, which is in an
EqvClass with a constant.
Invoking equivalence detection in these cases is useful since knowledge
about constant values of terms often simpliﬁes signiﬁcantly equivalence
detection;
• the result of each dd-check is marked since it might be reused during
the simulation of the remaining paths. If the conditions under which the
previous dd-check was performed are also satisﬁed in the current path then
the equivalence veriﬁed by the dd-check holds, too; section 6.6 describes
how results of dd-checks are notiﬁed and when the conditions are checked.
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4.3 Notifying Results at Equivalence Classes
EqvClasses permit to notify the results of the symbolic simulation. Equivalent
terms are collected in EqvClasses. Therefore, checking whether two terms are
equivalent consists of comparing their EqvClass. Furthermore, inequivalences are
notiﬁed at the EqvClasses. If two terms are identiﬁed to be inequivalent then
the inequivalence is marked at both corresponding EqvClasses. All other terms
of the two EqvClasses are marked in this way as inequivalent, too.
Notifying the inequivalence of EqvClasses with constants is not necessary since
two EqvClasses with constants are in any case inequivalent. Including the con-
stant in the list of members of the EqvClass is not eﬃcient. It is frequently tested
during symbolic simulation if an EqvClass contains a constant. These tests would
make it necessary to go through the list of members. Therefore, constants are
separately marked at EqvClasses.
EqvClasses are created initially only for those constants which appear explicitly
in the descriptions being compared. The dynamic creation of EqvClasses during
the symbolic simulation can become necessary if the equivalence detection detects
the equivalence of a term to a constant which does not appear explicitly.
Example 4.8
A description contains the clause if a=7 then x←a[1:0] . . . . The EqvClass for
the constant 7 is created during pre-processing. The terms x and a[1:0] in the
then-branch are equivalent to the constant 3. It is detected during symbolic
simulation that an EqvClass with this constant has to be created if the constant
does not appear explicitly elsewhere in the description.6
Constants, which are described as bit-vectors in LLS/IDS, are translated to in-
tegers during pre-processing, e.g., (CONST 1 1 0) is transformed to 6. Avoiding
the representation as a bit-vector reduces the size of the descriptions and permits
a signiﬁcantly faster comparison of constants during symbolic simulation.7
The uniﬁcation of two EqvClasses is implemented as the elimination of one of
the EqvClasses. The uniﬁcation procedure guarantees that an EqvClass with a
constant is never eliminated.8 The remaining EqvClass inherits from the elimi-
nated EqvClass:
• the members;
6The creation of an EqvClass can be avoided by assigning the new constant to the Eqv-
Class of the terms x and a[1:0]. This approach is avoided since it violates the separation of
equivalence detection and uniﬁcation of EqvClasses in the implementation of the simulation
tool.
7The length of the initial bit-vector need not be notiﬁed: a constant is either compared or
assigned to a term or a RegVal ; their length is available during symbolic simulation. Compa-
tibility of the bit-vector length is checked during pre-processing.
8Two EqvClasses with constants are never uniﬁed.
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• the list of inequivalent EqvClasses; it is not necessary to consider Eqv-
Classes with a constant in this list if the remaining EqvClass contains a
constant;
• the list of read-operations, which use one of the terms in the EqvClass as
address, see section 5.9 and 4.2;
• restrictions concerning the range of the terms in the EqvClass. For exam-
ple, if x<5 is decided to be true in a case-split, then the EqvClass of x
has a restriction ”< 5”; Section 5.5 discusses how the information about
these restrictions is used to detect equivalences and to decide conditions
consistently;
• the list describing which bits of the terms in the EqvClass are identiﬁed to
be equivalent to constants; this information is obtained basically if there
is a concatenation term in the EqvClass; if one of the arguments of the
concatenation is equivalent to a constant then the corresponding subvector
of the concatenation term is notiﬁed as constant.9 For example, the term
x[2:0] & y[6:0] is constant at the bit positions 8 to 10 if x is equivalent
to a constant. The uniﬁcation with another EqvClass can reveal that all
bits are equivalent to constants; another uniﬁcation with the EqvClass of
the resulting constant follows in this case.
After inheriting the properties of the eliminated EqvClass it is checked if one
of the results of a previous dd-check can be reused, see section 4.2 and 6.6.
Furthermore, read- or store-operations with addresses in the EqvClass are re-
checked, see section 4.2 and 5.9.
Note that terms in the same EqvClass need not have the same bitvector-length.
Example 4.9
The terms a[2:0] and b[1:0] are in the same EqvClass, if they are both equiv-
alent to the same constant. The same holds for the concatenation 000&a[4:0]
and the subterm a[4:0] although the length of the ﬁrst term is greater.
This fact is considered in the dd-checks described in chapter 6 when substituting
a term by another term in the same EqvClass during formula construction.
Practically, the union-operation of two EqvClasses caused by an assignment is
very simple. The EqvClass of the RegVal on the left-hand side of the assignment
is guaranteed to be unmodiﬁed. Therefore, it is suﬃcient to change the EqvClass
of the RegVal and to mark it as an additional member of the EqvClass of the
assigned term.
9This is redundant, if each subterm is equivalent to a constant; the concatenation is in the
EqvClass of the resulting constant in this case.
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4.4 Accelerating the Decision Procedure
by CondBits
Symbolic simulation requires a decision algorithm each time an if-then-else-clause
is reached. The condition has to be evaluated in order to determine whether a
case-split is required on the current path or not. Identifying CondBits in the
conditions accelerates this decision procedure. CondBits replace
(a) tests for equality of bit-vectors, i.e., terms or RegVals (e.g., rs3 = x
s
2 + y
s
1);
(b) all terms with Boolean result (e.g., rs3 < x
s
2) except the connectives below;
(c) single-bit registers (e.g., status-ﬂags).
After the replacement, the conditions of the if-then-else-clauses contain only con-
dition terms and CondBits. A condition term consists of one of the propositional
connectives (not, nand, nor, and, or, xor)10 and a list of CondBits and/or other
condition terms. Identical comparisons might be done multiple times on one
path. Multiple evaluation of the same condition is avoided by assigning one of
three values (undeﬁned, true, false) to the CondBits. If a CondBit appears for
the ﬁrst time on a path, its value is undeﬁned. Therefore, its condition is checked
by comparing the equivalence classes of two terms or RegVals: In case (a), we
have to check the terms on the left-hand and right-hand side, whereas in cases
(b) and (c) the equivalence class of the term is compared to the equivalence class
of the constant 1. There are three possible results:
i. the two terms to be compared are in the same equivalence class. The
CondBit is asserted or true on this path for any acceptable initialization
of the registers and memories;
ii. the equivalence classes of the terms are inequivalent or contain diﬀerent
constants. The CondBit is in any case denied or false;
iii. otherwise the CondBit may be true or false, depending on the initial reg-
ister and memory values. Both cases have to be examined in a case-split.
Denying/asserting a CondBit leads to a decided inequivalence or union-
operation.
The inconsistency check in the symbolic simulation algorithm of section 2.8 (line
6 in Algorithm 2.1) and 4.6 (line 19 in Algorithm 4.1) determines if the condition
of a CondBit has been decided inconsistently. The incomplete equivalence de-
tection during symbolic simulation can cause such inconsistent decisions. If the
equivalence or inequivalence of the two terms compared has not been detected
then a case-split follows erroneously. One of the cases leads to a false path.
10A check for equality is replaced by a CondBit.
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The condition of an if-then-else-clause is either a CondBit or a condition term
(see above) which has itself CondBits or other condition terms as arguments.
Its value is determined in a depth ﬁrst search. The value of more than one
CondBit of a condition term might depend on the initial register values.11 The
ﬁrst CondBit found with unﬁxed value is set as candidate for the next case-split.
However, the other arguments of the condition term - which might be CondBits
or other condition terms - are still evaluated since they might determine the value
of the condition term.
Example 4.10
Fig. 4.11 gives an example for the evaluation of a condition in our internal preﬁx
notation.
(and (nand CondBit2 CondBit3 CondBit5) CondBit1
(nor CondBit2 CondBit4))
CondBit Value on current path
CondBit1, CondBit2, CondBit3 depends on initial RegVals
CondBit4 true
CondBit5 false
Fig. 4.11: Example for the evaluation of conditions
The arguments of the nand-term are evaluated ﬁrst. CondBit2 is noted as ﬁrst
candidate for the next case-split since its value depends on the initial RegVals.
But the value of CondBit5 is false, i.e., the value of the nand-term is deter-
mined to be true. Therefore, the nand-term does not require a case-split and the
candidate is cleared.
CondBit1 is set as new candidate next since its value depends on the initial
RegVals. The same holds for the ﬁrst argument CondBit2 of the nor-term.
The candidate remains unchanged. The value of the nor-term is determined
next by the second argument CondBit4 to be false independently of the value
of CondBit2. Therefore, the value of the and-term is determined, too. The
candidate for the next case-split is cleared and no case-split is performed.
Evaluation of the arguments, i.e., the CondBits is stopped, if the value of the
condition term is determined. For example, CondBit3 and CondBit5 of the
nand-term in Fig. 4.11 are not evaluated if the value of CondBit2 is false.
4.5 Examples of Symbolic Simulation Runs
Two examples are given in the following to illustrate the progress of a symbolic
simulation:
• the parallel simulation of a single path of the example in Fig. 2.2 comparing
two rtl-descriptions, and
11Except for the propositional connective ”not”.
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• the simulation of the example in Fig. 2.3 comparing a rtl- and a gate-level
description. This simulation is not performed in parallel, see below.
4.5.1 RTL against RTL
Fig. 4.12 (a) shows the example of Fig. 2.2 after pre-processing (see section
4.1). The symbolic simulation of one path during the equivalence check of the
example is described in Fig. 4.12 (b). The members of the EqvClasses after
every simulation step are given. Initially, all terms and RegVals are in distinct
EqvClasses. S1 is simulated ﬁrst. When symbolic simulation reaches S2, the
(a) Speciﬁcation
S1 xs1 ←a;
S2 if opcode(m)=101;
S3 then rs1 ←b⊕xs1
else . . .
Implementation
I1 (xi1 ←a, yi1 ←b);
I2 zi1 ←opcode(m);
I3 if zi1=101
I4 then ri1 ←xi1⊕yi1
else . . .
(b)
 xs1  a  xi1  yi1  b  zi1  opcode(m)  101  rs1  b⊕xs1  xi1⊕yi1  ri1
S1
 xs1 a  xi1  yi1  b  zi1  opcode(m)  101  rs1  b⊕xs1  xi1⊕yi1  ri1
I1
 xs1 a xi1  yi1 b  zi1  opcode(m)  101  rs1  b⊕xs1  xi1⊕yi1  ri1
I2
 xs1 a xi1  yi1 b  zi1 opcode(m)  101  rs1  b⊕xs1  xi1⊕yi1  ri1
I3
 xs1 a xi1  yi1 b  zi1 opcode(m) 101  rs1  b⊕xs1  xi1⊕yi1  ri1
I4
 xs1 a xi1  yi1 b  zi1 opcode(m) 101  rs1  b⊕xs1  xi1⊕yi1 ri1
S3a
 xs1 a xi1  yi1 b  zi1 opcode(m) 101  rs1  b⊕xs1 xi1⊕yi1 ri1
S3b
 xs1 a xi1  yi1 b  zi1 opcode(m) 101  rs1 b⊕xs1 xi1⊕yi1 ri1
Fig. 4.12: Simulation run of two descriptions at rt-level
condition of S2 depends on the initial RegVals (case iii on page 53) and the
simulation is blocked. Paths are searched simultaneously in speciﬁcation and
implementation. After the simulation of I1 and I2, I3 requires also a case-split.
Decisions in the normally more complex implementation have priority in order
to facilitate a parallel progress. Therefore, a case-split on the condition in I3 is
performed. Only the case with the condition asserted is sketched in Fig. 4.12,
where the equivalence classes of zi1 and the constant 101 are uniﬁed and I4 is
simulated. The condition of S2 is now decidable in the given context since both
sides of the condition are in the same EqvClass (case i on page 53), i.e., no
additional case-split is required. First the equivalence of b⊕xs1 and xi1 ⊕ yi1 is
detected (S3a) and then the assignment to rs1 is considered (S3b). Finally, r
s
1
and ri1 are in the same equivalence class. Therefore, computational equivalence
is satisﬁed at the end of this path. Equivalence would be denied if they were in
diﬀerent equivalence classes. Note that simultaneous progress in implementation
and speciﬁcation avoids simulating S1 again for the else-case.
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4.5.2 RTL against Gate-level
Parallel simulation as described in the previous example is not reasonable when
comparing a rt- and a gate-level description. The gate-level simulation typically
does not require any additional case-splits, i.e., the selection of the relevant path
is mainly determined by the case-splits during the simulation of the speciﬁcation
at rt-level. A parallel simulation would lead to an entire simulation of the imple-
mentation without the information of the case-splits since the simulation of the
speciﬁcation is blocked at the ﬁrst case-split. Only few equivalences are detected
at gate-level if no speciﬁc path has been taken. Therefore, a complete path is ﬁrst
simulated in the speciﬁcation. The information obtained from this path is used
to detect equivalences during the following simulation of the implementation.
Fig. 4.13 gives the two sequences to be compared for the veriﬁcation of the
example in Fig. 2.3. The (structural) implementation is duplicated since two
cycles have to be simulated. The assignment to the register r is modeled as a
concatenation of the gate-level expressions at the corresponding ﬂip-ﬂop inputs.
The single bits (e.g., ri1[0]) do not occur explicitly in the sequences to be sim-
ulated. However, equivalences of those single bits and other expressions are also
detected and noted during symbolic simulation as if those selections occurred
explicitly. Note that the bits of the registers are equivalent to the corresponding
expressions in Fig. 4.13, e.g., ri1[0]
∼=C (ctrli1 nand m) and (not r[0]).
The speciﬁcation is simulated ﬁrst. The EqvClasses of rs1 and r+1 are uniﬁed
(ﬁrst line). The condition of the speciﬁcation depends on the initial value of
m, i.e., a case-split follows. The then-path is reached in the ﬁrst case with the
assumption m=0. Finally, the EqvClasses of rs2 and r
s
1 + 1 are uniﬁed.
Speciﬁcation
rs1←r+1;
if m=0
then rs2←rs1+1;
else rs2←"000";
Implementation
ctrli1←0 ;;assumption about initialization
;;ﬁrst cycle
ri1 ←(ctrli1 nand m) and (r[2] xor (r[1] and r[0])) &
(ctrli1 nand m) and (r[1] xor r[0]) &
(ctrli1 nand m) and (not r[0])
ctrli2←not(ctrli1)
;;second cycle
ri2 ←(ctrli2 nand m) and (ri1[2] xor (ri1[1] and ri1[0])) &
(ctrli2 nand m) and (r
i
1[1] xor r
i
1[0]) &
(ctrli2 nand m) and (not r
i
1[0])
ctrli3←not(ctrli2)
Fig. 4.13: Descriptions to simulate for the veriﬁcation of the example in Fig. 2.3
The least signiﬁcant bit in the assignment to ri1 is examined ﬁrst in the im-
plementation. The following equivalences are detected and the corresponding
EqvClasses are uniﬁed if no intermediate dd-checks are performed (see below):
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• ctrli1 ∼=C 0 which is the assumption about the initialization of ctrl, see
section 2.3;
First cycle:
• (ctrli1 nand m) ∼=C 1 because of the initialization of ctrli1;
• ri1[0] ∼=C (not r[0]) since the ﬁrst argument of the and-term is 1;
• ri1[1] ∼=C r[1] xor r[0]; note that the term (ctrli1 nand m) is not eval-
uated again during the examination of the two most signiﬁcant bits of ri1,
see section 4.4;
• ri1[2] ∼=C r[2] xor (r[1] and r[0]);
• ri1 and the concatenation of the individual bits of ri1; no equivalence is
detected for the concatenation;
• not(ctrli1) ∼=C 1 ∼=C ctrli2;
Second cycle:
• ctrli2 nand m ∼=C 1 since m is decided to be equivalent to 0 in this case;
• ri2[0] ∼=C (not ri1[0]) since the ﬁrst argument of the and-term is 1; more-
over, the EqvClasses of ri2[0] and r[0] are uniﬁed;
• ri2[1] ∼=C ri1[1] xor ri1[0]; the term (ctrli2 nand m) is not evaluated
again;
• ri2[2] ∼=C ri1[2] xor (ri1[1] and ri1[0]);
• ri2 and the concatenation of the individual bits of ri2; no equivalence can
be detected without dd-check for the concatenation;
• not(ctrli2) ∼=C 0 ∼=C ctrli3.
Finally, the terms rs2 and r
i
2 are not in the same EqvClass, i.e., computational
equivalence is not demonstrated. Therefore, the more powerful dd-checks are
used to compare the ﬁnal values of r in both descriptions. The results obtained
during symbolic simulation are used to simplify the dd-check. A simple backward-
substitution without using the information of the EqvClasses would require the
construction of the decision diagrams for the expression in Fig. 4.14 (a). Fig. 4.14
(b) shows the expression which is veriﬁed using decision diagrams in our symbolic
simulator without intermediate dd-checks (see below). Note that the beneﬁt of
using results of the other equivalence detection techniques increases signiﬁcantly
if the number of sequential steps is higher and the Boolean expressions in each
step are more complex than in our simple example.
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(a) without using information of EqvClasses
r+1+1≡ (not(ctrl) nand m) and
(((ctrl nand m) and (r[2] xor (r[1] and r[0]))) xor
(((ctrl nand m) and (r[1] xor r[0])) and
((ctrl nand m) and (not r[0])))) &
(not(ctrl) nand m) and
(((ctrl nand m) and (r[1] xor r[0])) xor
((ctrl nand m) and (not r[0]))) &
(not(ctrl) nand m) and ((ctrl nand m) and (not r[0]))
(b) using information of EqvClasses
r+1+1≡ ((r[2] xor (r[1] and r[0])) xor ((r[1] xor r[0]) and (not r[0]))) &
((r[1] xor r[0]) xor (not r[0])) &
r[0];
(c) using additional intermediate dd-checks
r+1≡ (r[2] xor (r[1] and r[0]))&
(r[1] xor r[0]) &
not(r[0]);
Fig. 4.14: Expressions to verify by OBDDs with and without considering simulation results
No dd-check is required for the case m ∼=C 0. The else-branch in the spec-
iﬁcation is reached and the EqvClass of rs2 and 0 are uniﬁed. The following
equivalences are detected and remarked in the implementation:
• steps of ﬁrst cycle identical to the list on page 56;
• (ctrli2 nand m) ∼=C 0 since ctrli2 and m are both equivalent to 1;
• all three bits ri2[0] to ri2[2] are identiﬁed to be equivalent to 0;
• during the examination of the concatenation assigned to ri2, ﬁrst ri2[1:0]∼=C 0 and then ri2 ∼=C 0 is detected.
Finally, rs2 and r
i
2 are both in the same EqvClass and computational equivalence
is demonstrated in this path without additional dd-check.
The formula to be checked by decision diagrams in the ﬁrst path is even simpler
if intermediate dd-checks are applied, see Fig. 4.14 (c). These checks can be used
during the path search if no equivalence has been found yet for a term assigned to
a RegVal at gate-level. This is the case for the terms assigned to ri1 and r
i
2. The
ﬁrst intermediate dd-check reveals the equivalence of ri1 and r
s
1 by checking the
formula in Fig. 4.14 (c). The second dd-check uses these two equivalent terms as
dd-cutpoints, i.e., ri1 and r
s
1 are considered as if they were ”primary inputs”, see
section 6.2. Therefore, the same formula is established as in Fig. 4.14 (c) for the
ﬁrst dd-check, only the cutpoint for r
s/i
1 is used instead of r. The second formula
is not checked by OBDDs, since the similarity to the ﬁrst formula is detected and
the previous result is reused, see section 6.2. The same holds for simulation of
the second path with m ∼=C 0. Intermediate dd-checks are motivated in section
4.6 and described with examples in section 6.4.
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Detecting the equivalence of the datapath-operation ”+” and the correspond-
ing gate-level expression requires a more time-consuming dd-check during the
simulation of the ﬁrst path for m∼=C0. Normally such datapath-operations are per-
formed on separate blocks, e.g., an adder-block from a standard library. Those
standard blocks are replaced for symbolic simulation during the pre-processing by
the corresponding high-level operation (e.g., ”+”), see appendix 9.4. First, this
replacement avoids using the more time-consuming dd-checks during symbolic
simulation. Second, the standard blocks can be veriﬁed separately against their
high-level speciﬁcation by combinatorial equivalence checking. The gate-level
expressions of the incrementer in the implementation are used in the example
of Fig. 4.13 only to give a ﬁrst impression about the use of dd-checks. More
elaborated examples requiring dd-checks are presented in chapter 6.
(a)
ctrli1←0 ;;assumption about initialization
if (ctrli1 nand m)
then ri1 ← inc(r)[2] & inc(r)[1] & inc(r)[0];
else ri1 ←"000";
ctrli2←not(ctrli1)
if (ctrli2 nand m)
then ri2 ← inc(ri1)[2] & inc(ri1)[1] & inc(ri1)[0];
else ri2 ←"000";
ctrli3←not(ctrli2)
(b)
INC
000
MUX 

&

ctrl
m
r

Fig. 4.15: Replacing standard blocks by high-level operations
Fig. 4.15 (a) gives the sequence to simulate if the standard incrementer block
is not broken into gates in contrast to Fig. 4.13. This block is replaced instead
by the datapath-operation ”inc” for symbolic simulation in Fig. 4.15 (a). Note
that the standard blocks in the output description of the synthesis tool are easily
identiﬁed since they are described as separate components as in Fig. 4.15 (b).
No dd-check is required to demonstrate equivalence of the sequence in Fig. 4.15
(a) and the speciﬁcation in Fig. 4.13.
4.6 Implementation of the Symbolic
Simulation Algorithm
The recursive symbolic simulation algorithm presented in section 2.8 is modiﬁed
for optimization. The implemented version is given by Algorithm 4.1. The modi-
ﬁcations necessary for veriﬁcation at gate-level are described below.
Lines 3 to 10 of Algorithm 4.1 summarize the path search. The speciﬁcation
and the implementation are simulated in parallel. A case-split is performed when
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Algorithm 4.1 Implemented symbolic simulation
INPUT spec, impl;
1. push (dummy cond,spec,impl) rem cases;
2. while rem cases = ∅ do
3. act case := pop(rem cases);
4. assert(act caseto decide);
5. repeat
6. to decide:=


- simulate act casespec and act caseimpl
in parallel until next condition
depending on initial RegVals
- reduce act casespec/impl accordingly
- return condition to decide


7. if to decide is found then
8. push (to decide,act casespec,act caseimpl) rem cases;
9. deny(to decide);
10. until to decide not found;
11. if ∃k : NOT
(
Rspecfinal,k
∼=C Rimplfinal,k
)
then
12. check additional properties;
13. recheck equivalence of terms;
14. if ∃k : NOT
(
Rspecfinal,k
∼=C Rimplfinal,k
)
then
15. ∀k : NOT
(
Rspecfinal,k
∼=C Rimplfinal,k
)
: LET Fk ⇒ Rspecfinal,k ∼=C Rimplfinal,k;
16. if ∃k : Fk ≡ TRUE then
17. mark new relations found;
18. pop(rem cases) until a term in Fk has not appeared;
19. elsif ∃Ci ∈ C: inconsistent(Ci) then
20. mark new relations found;
21. pop(rem cases) until inconsistent decision reached;
22. else report debug information;
23. return(FALSE);
24. od;
25. return(TRUE);
simulation reaches a condition to decide that cannot be decided in general but
depends on the initial register values (line 6 and 10). For every case-split due to a
condition to decide, ﬁrst the denied case is examined (line 9) while the asserted
case is stored on the stack rem cases (line 8). Each element of rem cases is a
triple (act caseto decide, act casespec, act caseimpl). act caseto decide denotes
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the condition of the case-split and act casespec/impl describe the remaining parts
of speciﬁcation/implementation to be simulated after the case-split. Initially,
rem cases contains as single element the whole speciﬁcation and implementation
with a ”dummy”-condition (line 1).12 Note that only those parts of the descrip-
tions that are not yet simulated in this path are examined after case-splits, since
act casespec/impl are reduced during simulation (line 6).
A complete path is found when no more condition to decide is found and
the end of both descriptions is reached. The computational equivalence of the
descriptions in this path is tested by checking whether the relevant ﬁnal RegVals
R
spec/impl
final,k are in the same EqvClass (line 11).
Lines 12 to 23 describe the case where computational equivalence is not re-
ported at the end of a path. If the veriﬁcation goal is not given in a path,
then the ﬁrst step is to consider additional function properties which are less
often useful to consider or more time consuming to check (line 12). Moreover,
equivalence detection is invoked again for all terms assigned to the ﬁnal RegVals
(line 13). This check is recursive and terms assigned to intermediate RegVals are
re-checked, too, see section 4.2. Invoking recursively the equivalence detection
stops only at the initial RegVals or constants.
If the veriﬁcation goal is not yet reported for all pairs of ﬁnal RegVals an at-
tempt is made to decide the equivalence by performing dd-checks (lines 15 to 21).
The dd-checks are described in detail in chapter 6. Formulas are built consid-
ering knowledge about path-dependent equivalence/inequivalence of intervening
terms. These formulas are suﬃcient for the equivalence of the ﬁnal RegVals (line
15). A pre-check follows, which applies some logic minimization techniques and
which checks whether a formula was built previously and stored in a hash-table.
New formulas are checked using binary decision diagrams. This is the ﬁrst time
a canonical form is built.
If none of the formulas is satisﬁable, then all decided CondBits, i.e., conditions
for which a case-split was done, are checked in order of their appearance. A
formula for the value of the condition is built and veriﬁed using OBDDs, too. This
check has to reveal if a contradictory decision due to the incomplete equivalence
detection on the ﬂy led to a false path. Using the information of the EqvClasses
again facilitates considerably building the required formulas.
The path is backtracked if at least one formula is valid (line 16) or if a contra-
dictory decision has been detected (line 19). Backtracking is done by popping
elements from the stack rem cases. Each time, the corresponding context is
restored. Backtracking is stopped if
• (case line 18) at least one of the terms appearing in a valid formula Fk has
not appeared yet on the path;
12The ”dummy”-condition is only used to complete the triple. Asserting this ”dummy”-
condition in line 4 has no eﬀect.
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• (case line 21 and Ci asserted) the value of the condition Ci, which has been
decided inconsistently, is undeﬁned in the current context. All succeeding
case-splits are due to the inconsistent decision (Ci is true) and need not be
considered; note that the case with the consistent decision (Ci is false) has
been already checked;
• (case line 21 and Ci denied) the condition act caseto decide of the top el-
ement on the stack rem cases is Ci; simulation continues with this stack;
the (consistent) asserted case is veriﬁed by popping the top element from
rem cases in line 3.
The new detected relationship is marked before backtracking so that it is checked
during further path search on the ﬂy (line 17 and 20). Probability is high that also
on other paths the more time consuming algorithms are invoked unnecessarily
again due to this relationship. Furthermore, deciding one more time the same
condition inconsistently is avoided.
Finally, computational equivalence is denied and the counterexample is re-
ported for debugging if decisions are sound and no valid formula is found (line
22 and 23).
Algorithm 4.2 describes the necessary modiﬁcations of Algorithm 4.1 if one
of the descriptions is at gate-level. Parallel simulation is avoided for the rea-
sons described in section 4.5.2. Therefore, a complete path is ﬁrst simulated
in the speciﬁcation (line 3 in Algorithm 4.2). The information obtained from
this path is used to detect equivalences during the subsequent simulation of the
implementation (line 9).
Intermediate dd-checks are often useful (line 9) if the implementation is at
gate-level rather than if both descriptions are at algorithmic- or rt-level. The
same entire Boolean expressions assigned to the register bits have to be simulated
at gate-level in each symbolic simulation cycle. It is crucial to ﬁnd relationships
of the values of the control registers in the preceding cycle in order to detect
equivalences in the next cycle between the Boolean expressions at gate-level and
the much simpler corresponding terms in the speciﬁcation at algorithmic- or rt-
level. The ﬁnal dd-checks in lines 15 to 21 of Algorithm 4.1 become impractical if
the ”link” between the speciﬁcation and the implementation gets lost early on the
path: too many intermediate simulation cycles at gate-level have to be considered
in the decision diagrams before equivalent terms of the speciﬁcation and of the
implementation are reached, see also the experimental results in section 7.3.
The intermediate dd-checks are described with examples in section 6.4. They
are used during the path search if no equivalence has been found yet for a term
assigned to a RegVal at gate-level. It is useful if the user restricts the application
of those intermediate tests by simply denoting the control registers. Note that
the veriﬁcation process is automatic and requires no insight from the user.
A practical important property of the symbolic simulator is its good debugging
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Algorithm 4.2 Symbolic simulation at gate-level
1. line 1 to 4 in Algorithm 4.1
2. repeat
3. to decide:=


- simulate act casespec until next
condition depending on initial RegVals
- reduce act casespec accordingly
- return condition to decide


4. if to decide is found then
5. push (to decide,act casespec,impl) rem cases;
6. deny(to decide);
7. until to decide not found;
8. repeat
9. to decide:=


- simulate act caseimpl until next
condition depending on initial RegVals
- reduce act caseimpl accordingly
- perform intermediate dd-checks
if necessary
- return condition to decide


10. if to decide is found then
11. push (to decide,NIL,act caseimpl) rem cases;
12. deny(to decide);
13. until to decide not found;
14. line 11 to 25 in Algorithm 4.1
support. A complete error trace can be generated for a counterexample since all
information about the symbolic simulation of the relevant path is available. For
example, it turned out that a report is helpful which summarizes the diﬀerent
microprogram-steps or the sequence of instructions carried through the pipeline
registers. Note that only a counterexample in the initial RegVals would be avail-
able if formulas were canonized. Information from simulation can also be useful
if the descriptions are equivalent. Aggregated results about the simulation of all
paths are more interesting in this case. For instance, a report about never taken
branches of if-then-else-clauses turned out to be helpful. It indicates redundancy
which may be not detected by logic minimizers.
Veriﬁcation goals such as property veriﬁcation can be checked without modi-
fying Algorithm 4.1 and 4.2. They can be reduced to a comparison of RegVals as
described in section 2.7. Intermediate RegVals can easily be checked, too. Only
the set of RegVals to be compared in line 11, 14, and 15 of Algorithm 4.1 has to
be extended in this case.

Chapter 5
Detecting Equivalences of Terms
The equivalence detection on the ﬂy is not complete since it would be too time-
consuming to check all possible equivalences of terms. On the other hand, it
should be suﬃciently powerful so that in most cases the more accurate, but
slower dd-checks described in chapter 6 are not required. These should only
reveal special cases of equivalence which seldom occur or are hard to detect. Note
that one reason for the inferior speed of the decision diagram based dd-checks
is that a backtracking of the simulation is required. All other techniques use in
general just the current state of the EqvClasses of the direct arguments to detect
equivalences between terms; i.e., they avoid a time-consuming backtracking of
the expression trees.
Section 5.1 describes the general equivalence detection which can be used for
all functions. The rest of the chapter except section 5.10 is structured accord-
ing to the function type of a term. Equivalence detection for Boolean functions
is discussed in section 5.2. Bit-vector functions take bit-vectors as arguments
and return a bit-vector or one bit as a result. The most important equivalence
detection techniques implemented for bit-vector functions are described in the
following sections:
section 5.3: arithmetic functions, e.g., addition, multiplication, or subtrac-
tion; note that some arithmetic functions are transformed during
pre-processing, e.g., a left-shift shifting in 1 is transformed into
a combination of bit-selection and concatenation lsh(a,1) →
a[30:0]&1; section 5.3 describes the equivalence detection for
addition as a representative of arithmetic functions in detail;
section 5.4: multiplexers are interpreted as functions with N control bits
which select one of 2N data words;
section 5.5: comparison functions, e.g., < or >=;
Section 5.6: concatenations of terms which occur often at gate-level since
the corresponding register assignments are obtained during pre-
processing by concatenating the respective (in general complex)
Boolean expressions;
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Section 5.7: bit-selections (e.g., ir[7:4]), which are considered as function
invocations;
Section 5.8: unknown-terms, see below;
Section 5.9: memory operations, i.e., store- and read-operations; equiva-
lence detection copes with distinct order of memory operations
and was ﬁrst presented and compared to other approaches in
[RHE99].
Only the general techniques presented in section 5.1 are applied on uninterpreted
bit-vector functions, e.g., user-deﬁned functions1. A special case are unknown-
terms which are guaranteed to be neither ∼=C nor ∼=C to another term; this func-
tion allows the user to leave implementation dependent parts of the design un-
speciﬁed or unconsidered.
Equivalence detection for Boolean operations on bit-vectors is similar to the
corresponding techniques for Boolean operations on bits. However, only a part
of the simpliﬁcation techniques presented in section 5.2 can be applied to bit-
vectors.
Finally, section 5.10 describes how the equivalence between a term and a con-
stant caused by a set of inequivalences to other constants and the restricted
domain of the term is detected. The type of the functions is summarized in
appendix 9.6.
Note that the results of the equivalence detection techniques are marked with
few exceptions at the EqvClasses. Symbolic terms are never manipulated, e.g.,
by canonizing or rewriting them, see section 2.1. No unique representation is
required which easily allows to add new equivalence detection techniques and
which permits a hierarchical equivalence detection according to the principle of
Hennessy and Patterson [HP96]: ”Make the common case fast”.
5.1 General Equivalence Detection
5.1.1 Checking Equivalence of Two Terms
Equivalence detection methods developed for a speciﬁc function are typically
faster and more powerful than general approaches. However, general techniques
have to be provided since no function-speciﬁc rule may apply or no speciﬁc
technique exists, e.g., for user-deﬁned functions.
A very general rule is that if the outer function symbol of two terms is the same
and all arguments are pairwise equivalent, i.e., the EqvClasses of the arguments
are pairwise identical then the two terms are equivalent:
an ∼=C bn ∧ · · · ∧ a0 ∼=C b0 ⇒ f (an, . . . , a0) ∼=C f (bn, . . . , b0) (5.1)
1User-deﬁned functions are replaced during IDS-to-EDS-translation if an equivalent expres-
sion using known functions is provided.
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A weaker condition than Equation 5.1 can be used if the function is symmetric.2
Basically, it is suﬃcient to exhibit a permutation of the arguments such that
Equation 5.1 applies. Practically, testing if any argument has an equivalent
counterpart in one direction is not suﬃcient since the number of arguments
can vary, e.g., x+1+1 ∼=Cx+1 and the same argument can be used twice, e.g.,
x+1+1 ∼=Cx+1+2.3 Therefore, the occurrences of the EqvClasses of the arguments
an, · · · , a0 and bm, · · · , b0 have to be the same for both terms:
ArgECA := (EqvClass(an), · · · , EqvClass(a0))
ArgECB := (EqvClass(bm), · · · , EqvClass(b0))
(f is symmetric) ∧ (n = m)∧
(∀xi ∈ ArgECA : #occur (xi, ArgECA) = #occur (xi, ArgECB))
⇒ f (an, . . . , a0) ∼=C f (bm, . . . , b0)
(5.2)
#occur(e,S) determines how often the element e occurs in the list S. The checks
are simpliﬁed, if the number of arguments of a function is ﬁxed.
Note that equivalence of the arguments as described by Equation 5.1 and
5.2 need not be a necessary condition for equivalence if other function-speciﬁc
properties apart from symmetry are considered.
5.1.2 Determining the Set of Candidates
The general equivalence detection techniques require a set of candidates to check
equivalence to a new term. Note that
• the speciﬁc techniques often also require such a set, and
• the general techniques are mostly used if no function-speciﬁc rule applies.
Therefore, we use the concatenation as example below, although speciﬁc
equivalence detection techniques exist for this function.
For user-deﬁned functions or functions, which are not used frequently, all terms
with the same function symbol found during simulation on a path are collected.
Note that this set of candidates consists in general only of a small fraction of
all terms with this function symbol in the whole description since it is path-
dependent.
However, this approach is ineﬃcient for frequently used functions, especially
concatenation and single-bit-selection, which occur particularly often at gate-
level. A smaller set of candidates is determined for those functions by another
approach which examines the EqvClasses of the arguments. Consider ﬁrst a
function with a single argument. Two terms are equivalent if the arguments are
2The techniques described in this section are not described as ”uninterpreted” because the
symmetric property is employed.
3Checking also the opposite direction is less eﬃcient than testing Equation 5.2.
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in the same EqvClass. Therefore, candidates can be determined by evaluating
the EqvClass of the argument of a new term, i.e., candidates must
i. have an argument which is a member of this EqvClass,
ii. use the same function symbol, and
iii. have been found on the current path.
Each of these terms is equivalent to the new term for functions with only one
argument. Otherwise the ﬁrst property must hold for each argument, considering
whether the function is symmetric or not.
The set of candidates can be determined easily since the information about
which functions use a term as argument is marked at the term during pre-
processing. For every termi, the set of terms is determined which use termi
as argument. Diﬀerent sets are built
• for diﬀerent function symbols, and
• for asymmetric functions additionally for each position of the argument,
e.g., the terms in catarg1 are concatenations which use termi as ﬁrst ar-
gument. cat is the abbreviation for the concatenation, i.e., & in VHDL-
notation.
Example 5.1
The set catarg1 of the term ir[4] in Fig. 5.1 is {ir[4]&y, ir[4]&x}, the set
catarg2 of the term bi1 is {ai1[4]&bi1}, and the set catarg1 of x is empty. The other
sets are determined correspondingly. Assume that both terms in the speciﬁcation
have been found, ctrl="000" holds, and the term ai1[4]&b
i
1 in the implementa-
tion is checked now.
{ai1[4], ir[4]} are in the EqvClass of the ﬁrst argument ai1[4]. Unifying the
corresponding sets, i.e., the catarg1-sets of ai1[4] and ir[4] results in {ir[4]&y,
ir[4]&x, ai1[4]&b
i
1}. In the EqvClass of the second argument are {bi1, x} and
the corresponding uniﬁed catarg2-set is {ir[4]&x, ai1[4]&bi1}. Both arguments
have to be equivalent for the equivalence of two concatenations. The intersection
of the two sets returns the equivalent terms, which is {ir[4]&x} in this case.4
The second approach to determine candidates presented above for concate-
nation can be used also for other functions. However, it is less eﬃcient if the
function-speciﬁc equivalence detection techniques are mostly successful (e.g., for
Boolean- or arithmetic-functions) and/or if only few terms of the same func-
tion are encountered on the same path. Nevertheless, experimental results have
demonstrated that the second approach is useful, if the general equivalence de-
tection techniques are applied to concatenation or bit-selection. This approach
4Equivalence detection was invoked for ai1[4]&b
i
1, i.e., this term is excluded from the
intersection.
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Speciﬁcation
xs1←ir[4]&y;
ys1←ir[4]&x;
Implementation
ai1←ir;
if ctrl="000"
then bi1←x;
else bi1←y;
...
xi1←ai1[4] & bi1;
· · ·
Fig. 5.1: Example for the general equivalence detection technique
would become slow, if the EqvClass of an argument has many members which is
common for the EqvClasses of the constants 0 or 1. But these corner-cases are
mostly considered separately by the specialized equivalence detection techniques
described in the following sections.
5.2 Boolean Functions
Detecting equivalences of Boolean functions is especially important if one of the
descriptions is given at gate-level. The techniques used for Boolean functions
also never rewrite or canonize terms. The knowledge about the EqvClasses of
the direct arguments is used instead of tracing the Boolean expression trees.
As for all other functions, ﬁrst properties which are fast to identify and which
often occur are checked. For Boolean functions, ﬁrst constant bits are deter-
mined. For example, simpliﬁcation of an and-term is obvious if one argument
is equivalent to 0 or only one argument is not equivalent to 1. Searching for
constants is not always suﬃcient.
Example 5.2
The relationship (ak[0]nand 1) and (not(ak[0])nor 0) ∼=C0 has to be detected in
Fig. 5.2 to reveal the constant value of resi1. The simpliﬁcations of the compilers
during pre-processing cannot consider this relationship since it is path-dependent
and a result of the previous sequential assignments. Constructing and evaluating
Speciﬁcation
if x = "0110" then bs1 ← ak;
else ...
if ... then ...
else cs1 ← ak[3:0];
Implementation previously detected: bi1 ∼=C bs1, ci1 ∼=C cs1
resi1 ←(bi1[0] nand x[1]) and
((not ci1[0]) nor x[0]);
Fig. 5.2: Example for equivalence detection for Boolean functions
the expression (a nand 1) and ((not a)nor 0) is feasible but violates the recursive
scheme of equivalence detection: just the information of the EqvClasses of the
direct arguments is evaluated in order to avoid a slowdown of the simulation if
the depth of the Boolean expressions is greater than in this simple example.
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The diﬃculty of Example 5.2 is that some of the subterms are not constant. But
those subterms are either equivalent to ak[0] or to (not ak[0]), i.e., this means
that they are positive- or negative-bit-equivalent to ak[0]. This information can
easily be remarked at the EqvClasses during symbolic simulation:
• bi1[0] is equivalent to ak[0] and x[1] ∼=C 1; therefore, the nand-term is
identiﬁed to be negative-bit-equivalent to ak[0];
• the term ci1[0] is positive-bit-equivalent to ak[0]; that is why (not ci1[0])
is negative-bit-equivalent and the term ((not ci1[0]) nor x[0]) positive-
bit-equivalent to ak[0]; note that the EqvClasses of the nand-term and
of (not ci1[0]) are uniﬁed; the propagation of positive- or negative-bit-
equivalence has to consider consecutive selections to identify that ci1[0] is
positive-bit-equivalent to ak[0] since ci1
∼=C ak[3:0];
• the arguments of the and-term are positive- and negative-bit-equivalent to
the same bit and, therefore, both can never be satisﬁed.
Deﬁnition 5.1 (positive- or negative-bit-equivalence)
Let Bit be a single-bit term or the i-th bit of a term, i.e., term[i]. The bit-
selection term[i] need not appear in the descriptions.5 A single-bit term is
positive-bit-equivalent (negative-bit-equivalent) to Bit if they are ∼=C (∼=C).
The expressions positive- or negative-bit-equivalent are used in this work although
the underlying relationship could be expressed using ∼=C and ∼=C. The reason is
that this information has to be marked mostly separately at the EqvClasses since
the corresponding bit-selections of terms do not appear explicitly in the descrip-
tions, e.g., not(ak[0]). Therefore, unifying EqvClasses or marking inequiva-
lence is not possible. Creating artiﬁcially terms for all possible bit-selections
during pre-processing and building EqvClasses for them would be too costly or
ineﬃcient.6
Remarking positive- or negative-bit-equivalence at the EqvClasses is not only
used to detect contradictions. For example, if an argument of an and-term is
negative-bit-equivalent to a bit and all other arguments are equivalent to 1, then
the and-term is equivalent to the negation of this bit. More applications are
straightforward, see below.
In the following, and-terms are taken as example for Boolean functions. Let
(and x1, · · · , xn) be an and-term in preﬁx notation with n arguments. The
applied rules (with descending priority) are described in Fig. 5.3.
The implementation of the equivalence detection is sketched in Algorithm 5.1.
Note that experimental evidence was used to optimize the application of the
5Positive-bit-equivalence has to be marked in these cases. Otherwise the information of the
EqvClass is suﬃcient.
6Another implementation advantage is that it is not necessary to trace the member list of
an EqvClass to ﬁnd the positive- or negative-bit-equivalent term.
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i. ∃xi : xi ∼=C 0 ⇒ (and x1, · · · , xn) ∼=C 0
ii. ∀xi : xi ∼=C 1 ⇒ (and x1, · · · , xn) ∼=C 1
iii. ∀i=j xi : xi ∼=C 1 ⇒ (and x1, · · · , xn) ∼=C xj
iv. (∃xi : xi ∼=C a) ∧ (∃xj : xj ∼=C a) ⇒ (and x1, · · · , xn) ∼=C 0
v. apply rule described by Formula 5.2 on page 67
Fig. 5.3: Rules applied to ﬁnd equivalent and-terms
Algorithm 5.1 Detecting Equivalences of AND-terms
input term
1. let const-of-args := {}, arguments := arguments-of(term)
2. foreach arg ∈ arguments do
3. if constant(arg) = 0 then
4. propagate-bit-equivalence(arg,term);
5. eqvclass-merging(term,0);
6. return;
7. elsif NOT(constant(arg) = 1)
8. push(arg,args-not-const); od
9. if args-not-const = {} then
10. propagate-bit-equivalence(arguments,term);
11. eqvclass-merging(term,1);
12. elsif |args-not-const|=1
13. propagate-bit-equivalence(first(args-not-const),term);
14. eqvclass-merging(term,first(args-not-const));
15. elsif positiv-and-negativ-bit-equivalent(arguments)
16. propagate-bit-equivalence(select-best(args-not-const),term);
17. eqvclass-merging(term,0);
18. else check-sym-fn-without-const(args-not-const,term,AND);
rules with regard to simulation speed. Furthermore, the use and the propagation
of the information about positive- or negative-bit-equivalence is described. Some
programming optimizations are omitted for clarity. All arguments which are not
∼=C to 0 or 1 are collected in line 2 to 8. The and-term is ∼=C
• to 0 if one argument is ∼=C to 0 (lines 4 to 6);
• to 1 if all arguments are ∼=C to 1 (line 10 and 11);
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• to one argument if all other arguments are ∼=C to 1 (line 13 and 14);
• to 0 if there are two arguments, which are positive- respectively negative-bit-
equivalent to equivalent bits (line 16 and 17); this is checked by comparing
two sets which contain the positive-bit-equivalent- respectively negative-bit-
equivalent-bits of the arguments. If there is a pair in the same EqvClass
then the two corresponding arguments cannot be simultaneously one, i.e.,
the and-term is equivalent to 0.
Otherwise, the general equivalence detection for symmetric functions is called in
line 18 only with the non-constant arguments (all other arguments are equivalent
to 1).
Positive- or negative-bit-equivalence has to be propagated even if the term
is equivalent to a constant (line 4 and 10) in order to detect equivalences of
concatenations (an example is given below).7 A heuristic is used if the arguments
are positive- or negative-bit-equivalent to diﬀerent bits. If all but one argument
are constant or eliminate each other because they are positive- and negative-
bit-equivalent to the same bit then the information of the remaining argument is
propagated. Otherwise the positive- or negative-bit-equivalence to be propagated
is selected according to the following priorities:
i. the bit is equivalent to a bit of an initial RegVal;
ii. the bit is not in an EqvClass with a constant;
iii. if two bits are bit-selections from two terms, then the one is preferred where
not all bits of the selected term are constant.
Criterion ii. and iii. consider that the register assignments at gate-level are con-
catenations of complex Boolean expressions. Correct propagation is crucial to
identify equivalence to simpler terms of the speciﬁcation at top level.
Example 5.3
The equivalence of ress1 and res
i
1 has to be detected in Fig. 5.4. The hidden
Speciﬁcation
if ( ir[0]=’1’ and mad="0101")
then ress1 ←ir;
else ...
Implementation
resi1 ←((...) or (not (mad[3]) and ir[3])) &
((...) or (mad[2] and ir[2])) &
((...) or (not (mad[1]) and ir[1])) &
((...) or (mad[0] and ir[0])) &
Fig. 5.4: Priority example for propagating positive- or negative-bit-equivalence
terms in brackets (...) on the implementation side summarize the assignments
on other paths of the speciﬁcation and are assumed to be equivalent to 0 on the
7Note that also the arguments which are equivalent to constants are considered in line 15.
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current path. Positive- or negative-bit-equivalence to ir[3], ir[2], and ir[1]
are propagated for the most signiﬁcant bits of resi1 since the other arguments
of the and-terms (mad[3], mad[2], mad[1]) are equivalent to constants. But
both arguments mad[0] and ir[0] of the least signiﬁcant bit are equivalent to 1.
However, it makes more sense to propagate ir[0] following criterion iii: all bits
of term mad are constant; i.e., equivalence to mad and the equivalent constant
0101 could be detected after concatenation without the knowledge of positive-
or negative-bit-equivalence. Therefore, ir[0] is propagated and equivalence to
ir is detected after concatenation.
The algorithms of equivalence detection for the Boolean functions or, nand, nor,
xor and not are derived accordingly to Algorithm 5.1. Note that, for example,
the union of the EqvClasses in line 14 is not feasible for a nand-term. Standard
cells or other Boolean functions are currently broken during pre-processing us-
ing those basic Boolean functions. For example, the AO2-standard-cell of the
AlcatelTM MTC45000-library is transformed into (A and B) nor (C and D).
Simulation speed can be optimized by providing specialized equivalence detection
routines for those standard cells, too.
5.3 Arithmetic functions
Many arithmetic functions used in hardware-designs are modulo operations, ei-
ther explicitly or implicitly. Equivalence detection for the addition with carry-
input but without carry-output adcmod(a,b,carry) is presented as an example
in the following. Algorithm 5.2 gives an overview.
If all the arguments of an adcmod-term are constant (line 1) then the constant
result of the term is calculated and the corresponding EqvClasses are uniﬁed
(line 2 and 3). Note that this may make the dynamic creation of an EqvClass
necessary (see section 4.3). EqvClasses are built during pre-processing only for
constants appearing explicitly in the descriptions, but the result of line 2 can be
a new constant.
If the carry of the term is equivalent to 0, i.e., it is irrelevant then the equiv-
alence detection for symmetric functions for the addition without input carry
(addmod) is called (line 11). Moreover, if one of the summands is equivalent to
1 then the result is the same as incrementing the remaining non-constant ar-
gument, i.e., any incmod-term with an ∼=C argument is equivalent (line 5 and
7). The same holds if the carry is equivalent to 1 and one of the summands is
equivalent to 0 (line 12 and 14). Note that although the equivalence detection
is reduced in line 5, 7, 11, 12, and 14 to check equivalence for incmod respec-
tively addmod, equivalence to another adcmod-term will be still detected since its
arguments would satisfy the same properties.
If the carry and one of the summands is equivalent to 0 then the EqvClasses of
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Algorithm 5.2 Detecting Equivalences for Addition without Carry-output
input term ADCMOD(A,B,carry-in)
1. if ∀i∈args :const-of(i) then
2. const result :=
(∑
i∈args const-of(i)
)
mod
(
2length−of(term)
)
;
3. eqvclass-merging(term,const result);
4. elsif const-of(carry-in)=0 then
5. if const-of(A)=1 AND check-eqv-inc(term,B) then
6. eqvclass-merging(term,equivalent-inc-term(term,B));
7. elsif const-of(B)=1 AND check-eqv-inc(term,A) then
8. eqvclass-merging(term,equivalent-inc-term(term,A));
9. elsif const-of(A)=0 then eqvclass-merging(term,B);
10. elsif const-of(B)=0 then eqvclass-merging(term,A);
11. else check-equivalence(term,ADDMOD,A,B);
12. elsif const-of(carry-in)=1 AND const-of(A)=0 AND check-eqv-inc(term,B)
13. then eqvclass-merging(term,equivalent-inc-term(term,B));
14. elsif const-of(carry-in)=1 AND const-of(B)=0 AND check-eqv-inc(term,A)
15. then eqvclass-merging(term,equivalent-inc-term(term,A));
16. else check-asym-fn(A,B,carry-in,ADCMOD);
the adcmod-term and the remaining non-constant argument are uniﬁed (line 9 and
10). Otherwise the general equivalence detection technique described in section
5.1 is used considering the carry (line 16). Note that the speciﬁc equivalence
detection for addmod is called in line 11 and not the general equivalence detection
techniques as in line 16.
Equivalence of successive additions is considered by accumulating the con-
stants and collecting the non-constant arguments. For example, if xi1 ←a+b+4
holds then 5+xi1 has the accumulated constant 9 and the positive non-constant
part {a,b}.8 Two terms are equivalent if the non-constant parts are equivalent
and the accumulated constants are equal, which has to be considered in line 16
and 11 as well as in check-eqv-to-inc. An extension of this concept to include
subtraction etc. must carefully consider overﬂows and underﬂows, which limits
the application substantially.
Uniﬁcation of the EqvClasses in line 5 to 11 can lead to an EqvClass with terms
of diﬀerent lengths if a carry-output is considered. For example, if equivalence of
an add-term with carry-output is tested, then the uniﬁcation in line 9 causes that
8Negative non-constant parts result from subtractions.
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the argument B with bit-vector length n is in the same EqvClass as the add-term
with length n+1. Diﬀerent bit-vector lengths in one EqvClass are accepted iﬀ all
leading bits of the terms with greater length are guaranteed to be ∼=C to 0 or the
EqvClass contains a constant. This implicit notation is also considered during
the dd-checks described in chapter 6.
5.4 Multiplexer
Multiplexers are interpreted as functions with N control bits which select one of
2N data words. A transformation into an adequate if-then-else-clause is feasible,
but blows up the descriptions: the size of the structure doubles with each addi-
tional control bit. This can lead to term-size explosion in other approaches, if
the overall formula is built in advance and veriﬁed afterwards, e.g., if a big ROM
is used, see section 3.3. An alternative is to interpret multiplexers as functions:
mpxN (C, D) = d(2N−1·cN−1+2N−2·cN−2+...+c0) (5.3)
C and D are bit-vectors with the bits c0 to cN−1 and d0 to d2N−1
Equation 5.3 subsumes that each control bit is equivalent to either 1 or 0. The
EqvClass of the mpx-term and of the selected data word on the right-hand side
can be uniﬁed in this case. It is not possible to decide which data word is selected
if one of the control bits is not in the EqvClass of 1 or 0. An application of the
general equivalence detection techniques (section 5.1) is not eﬃcient in this case.
The term has 2N + N arguments and equivalence detection is rarely successful
since all data words and control bits of two mpx-terms have to be equivalent.
Therefore, a decision about the value of the control bits is forced for each mpx-
term by introducing a single special if-then-else-clause in front of each mpx-term
during pre-processing. Fig. 5.5 (b) and (c) show the internal representation of
a 8:1 multiplexer before and after transformation during pre-processing. The
equivalent structural description is given in Fig. 5.5 (a). Note that the data
words d0 to d7 can be bit-vectors.
This special if-then-else-clause guarantees that a single data word is selected.
The (Boolean) arguments of the predicate mpx-or are transformed into Cond-
Bits during pre-processing. The mpx-or is interpreted during simulation as a
disjunction (or), i.e., the else-branch is only reached if all arguments are equiv-
alent to 0. The only diﬀerence is that if one of the arguments is identiﬁed to
be equivalent to 1 (CondBit is true) then or evaluates no more arguments and
performs, therefore, no additional case-splits, see section 4.4. In contrast, mpx-or
forces case-splits until all arguments c0, . . . ,cN−1 are equivalent to either 1 or
0. Therefore, it is guaranteed that all control bits are equivalent to constants
when reaching the mpx-term, i.e., a particular data word is selected. mpx-or
results in false iﬀ all control signals are equivalent to 0. The data word d0 of the
multiplexer is selected in this case, see the else-branch in Fig. 5.5 (c).
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(a)
MUX
  
c0 c1 c2








d0
d1
d2
d3
d4
d5
d6
d7
 reg

clk
(b)
reg ←mpx(c0,c1,c2,d0,d1,d2,d3,d4,d5,d6,d7)
(c)
if (mpx-or c0 c1 c2)
then reg←mpx(c0,c1,c2,d0,d1,d2,d3,d4,d5,d6,d7);
else reg←d0;
Fig. 5.5: Transformation of multiplexers
5.5 Comparison
Comparisons, i.e., >, <, >=, and <=, are mostly used in conditions. Some com-
parisons are transformed during pre-processing and are, therefore, not discussed
in the following:
• a ≡ b is transformed to not(a ≡ b);
• comparisons on bits can be reduced to Boolean formulas, e.g., bita ≤ bitb
is the same as not(bita) or bitb;
• equivalences (≡) in conditions are transformed into CondBits, see section
4.4; equivalence detection outside of conditions is straightforward using the
information of the EqvClasses.
A comparison can be decided if both arguments are equivalent to constants by
simply comparing the corresponding constants. If the arguments are ∼=C then ≤
and ≥ are true while < and > are false. Note that no decision can be derived if
the arguments are ∼=C.
Otherwise information about the range of the arguments, marked as value-
bounds at the EqvClasses, is evaluated. The range of terms is mainly restricted
by deciding conditions, e.g., a<30. But arithmetic operations or concatena-
tions provide also information about the range of terms, e.g., the four-bit vector
00&a1&a0 is guaranteed to be less than 4. The relationship is notiﬁed at the
EqvClasses of the arguments which contain no constant9 as a valuebound, e.g.
(< 30), (≥ c), or (< b+ e). An EqvClass can have multiple valuebounds. Noting
those valuebounds is only required for the comparisons >, <, ≤, and ≥ since the
information about ∼=C or ∼=C can be obtained directly from the EqvClasses.
9Valuebounds for EqvClasses containing constants are redundant since the value is ﬁxed.
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Notifying the valuebounds at the EqvClasses permits to ﬁnd quickly all the de-
cisions about previous comparisons that might be relevant for a new comparison.
The valuebounds describe all previous comparisons where one of the arguments
is ∼=C to an argument of the new comparison. Two terms are compared by ex-
amining pairwise the valuebounds of the corresponding EqvClasses, which can
be incompatible, compatible or indiﬀerent concerning the relevant comparison
operator.
Example 5.4
Consider the comparison x < y with the valuebounds Vx and Vy of the corre-
sponding EqvClasses. If Vx = {(< c), (> d)} holds then
• the comparison is true for Vy = {(> c)},
• the comparison is false for Vy = {(< d)}, and
• no decision is possible for Vy = {(≤ c), (≥ d)}.
Note that the EqvClasses of the arguments are used when comparing valuebounds,
e.g., the valuebounds (< d) and (> e) are detected to be mutual exclusive, if d
and e are in the same EqvClass.
The comparison is simpler if one of the arguments is equivalent to a constant.
Otherwise all combinations of valuebounds of the left-hand and right-hand side of
a new comparison have to be considered. Comparing only the argument directly
with the valuebounds of the opposite side is insuﬃcient. For example, assume
that the term x is not in the EqvClass of c or d in Example 5.4. Comparing
x directly to Vy does not reveal that x < y is true/false in the ﬁrst two cases.
Equivalence detection may be used recursively, e.g., the comparison as2 < b
s
2
assuming the valuebounds as2 < x
s
1 and b
s
2 > y
s
1 is satisﬁed if x
s
1 ≤ ys1 holds.
Valuebounds are not only generated by deciding conditions but also in the
following cases:
• bits are selected from a term; all valuebounds of the term with a constant
are used to determine the valuebounds of the bit-selection;
Example 5.5
Let reg be a 6 bit register. The least signiﬁcant bit of reg has the index 0.
The corresponding EqvClass has the valuebound {(≤ 8)}. The EqvClass of
the bit-selection reg[5:2] gets the valuebound {(≤ 2)}.
• if the term x with the most-signiﬁcant bits of a concatenation x&y is equiv-
alent to 0, then the concatenation cannot have a value greater than the
domain of the term y with the least-signiﬁcant bits;
• if only one argument of an addition is not equivalent to a constant, then
the new valuebounds can be calculated, if either the addition is not modulo
or if no overﬂow can occur.
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The information about constant and non-constant parts of two arithmetic oper-
ations to be compared (see section 5.3) is taken into account, but often permit
no decision if the operations are modulo. Comparing the accumulated constants
is not suﬃcient even if the non-constant parts are equivalent, e.g., (a+4 < a+3)
may hold due to an overﬂow.
Just as most of the other techniques presented in this chapter, equivalence
detection for comparison is not complete. For example, the concept of value-
bounds may be extended to consider not only conjunctions of range restrictions,
but also disjunctions. There exist more possibilities for the generation of value-
bounds which can be integrated into the symbolic simulator. Again, the trade-oﬀ
between increasing accuracy and simulation speed has to be considered.
5.6 Concatenation
Detecting equivalences of concatenations is particularly crucial if descriptions
at algorithmic- or rt-level are compared to gate-level descriptions. The as-
signments to registers at gate-level are obtained during pre-processing by con-
catenating the respective (in general complex) Boolean expressions biti, i.e.,
reg← (bitn&(. . .&(bit2&(bit1&bit0)) . . . ), see also appendix 9.4. The parentheses
consider the recursion scheme since the concatenation takes only two arguments.
For example, ﬁrst bit1&bit0∼=Cpc[1:0] is detected during simulation if the ex-
pression assigned to reg is equivalent to pc, then bit2&(bit1&bit0)∼=Cpc[2:0] and
so on, see also the example below. Note that the bit-selections may not appear
explicitly as terms in the descriptions.
Section 5.2 described how knowledge about positive- or negative-bit-equivalence
is propagated for Boolean terms. This information is used to detect equivalences
after concatenating the bits.
Example 5.6
Fig. 5.6 gives a realistic example. The concatenation is expressed in IDS-format
recursively, i.e., (cat X (cat Y Z)) means X & Y & Z in VHDL-notation. The
internal representation in preﬁx-form is used only in this example to demonstrate
equivalence detection for concatenation, i.e., the VHDL-operator ’&’ is used in
the other sections for better readability. The structural description in Fig. 5.6 (b)
illustrates the implementation.10 The reset input (generated by the synthesis
tool) does not exist in the speciﬁcation and is assumed to be set to 0. The least
signiﬁcant bit of ctrl is on the right-hand side, i.e., if ctrl="01" holds then
ctrl[0] is set to 1.
OUT of INC is a block which computes the increment of the input. n537, n517,
and n516 are only simulation-cutpoints (not to be confused with the dd-cutpoints
10Standard-cells are broken in Fig. 5.6 (b), e.g., two or-gates and the following nand-gate
represent one cell in the original synthesis result.
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(a)
Speciﬁcation
if ( ctrl="01")
then pcs1 ←pc;
else pcs1 ←pc+1;
Implementation
n537i1 := (not ctrl[1]) nand ctrl[0]; ;;only simulation-cutpoint
n517i1 := (not reset) nand n537
i
1; ;;only simulation-cutpoint
n516i1 := (not reset) nand n517
i
1; ;;only simulation-cutpoint
pci1←
(cat((not OUT OF INC[7]) or n517i1) nand (n516
i
1 or (not pc[7]))
(cat((not OUT OF INC[6]) or n517i1) nand (n516
i
1 or (not pc[6]))
...
(cat((not OUT OF INC[1]) or n517i1) nand (n516
i
1 or (not pc[1]))
((not OUT OF INC[0]) or n517i1) nand (n516
i
1 or (not pc[0])))))))));
(b) Structural description of the implementation
ctrl[1]
ctrl[0]
reset
& &
&
PC
&≥1
≥1 
&≥1
≥1 
INC
PC[7:0]
out_of_inc[7]
out_of_inc[0]
PC[7]
not(PC[7])
not(PC[0])
n516n517n537
not(PC[7])
PC[0]
not(PC[0])
Fig. 5.6: Detecting equivalences after concatenation
of section 6.2). They represent the output of gates in the corresponding gate-
level representation with a fan-out greater than one.11 Introducing simulation-
cutpoints for these signals avoids multiple evaluation of the corresponding ex-
pressions, see appendix 9.3 for more details.
Consider the then-branch in the speciﬁcation, where ctrl is equivalent to
"01". Therefore n537i1
∼=C0, n517i1∼=C1, and n516i1∼=C0 hold. The terms ((not
OUT OF INC[k]) or n517i1) are equivalent to 1 so that the negative-bit-equivalence
11n537 is only used once in Fig. 5.6, but might be used elsewhere in the circuit.
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to pc[k] of the second argument (n516 or (not pc[k])) of the nand-terms is
propagated, see section 5.2. Therefore, the result of these nand-terms is positive-
bit-equivalent to pc[k]. The inner cat-term is equivalent to pc[1:0], the second
to pc[2:0] and so on. Finally, the top-level cat-term and pci1 are equivalent
to pc. The same procedure is used for the else-branch of the speciﬁcation to
detect the equivalence of the cat-term and OUT of INC (i.e., pc+1) as well as in
Example 5.3 of section 5.2.
Equivalence detection for concatenation is summarized in Algorithm 5.3. If both
arguments are equivalent to a constant (line 2) then simply the constant result
is calculated (line 3). Otherwise the constant regions of the term are marked,
e.g., which bits of the concatenated expression are equivalent to a constant (line
5). A constant region is described by the lowest respectively the highest bit of
the region and the equivalent constant [upper : lower] = const. The regions
are determined using the corresponding information of the arguments if they are
also cat-terms. Furthermore, if one of the arguments is equivalent to a constant
then the corresponding constant region of the cat-term is notiﬁed.
Example 5.7
Two terms b (5 bits) and a (3 bits) are concatenated (cat b a). The least
signiﬁcant bits of the concatenation represent a;
• if a is equivalent to 1 then the cat-term gets the constant region [2:0]=1;
• if b is also a cat-term with the constant region [3:1]=0 then the cat-term
gets the constant region [6:4]=0.
A cat-term can have multiple constant regions. Overlapping regions are uniﬁed.
Marking those regions has two advantages. First, re-checking whether the entire
cat-term is ∼=C to a constant is faster, e.g., if later on the path some bits are set
constant due to a decided condition. Second, deciding conditions consistently is
better supported. For example, if the bits 5 to 1 of a cat-term x are equivalent
to 0 then a condition testing x[3:2]≡1 is false. The information about constant
regions is marked at the EqvClasses. If two EqvClasses are uniﬁed, then the
compatibility of the constant regions is tested and the new constant regions
resulting from both EqvClasses are determined. Note that information about
equivalence of single bits to constants is also provided by the techniques described
in section 5.10.
The value of the second argument of a cat-term, which represents the least
signiﬁcant bits, and the cat-term itself is in any case identical, if the most signif-
icant bits are equivalent to 0 (line 6 and 7 in Algorithm 5.3). The uniﬁcation of
the corresponding EqvClasses in line 7 leads to an EqvClass with terms of diﬀer-
ent lengths. These diﬀerences are generally accepted in our symbolic simulation
approach if all leading bits of the terms with greater length are guaranteed to be
equivalent to 0, see section 5.3.
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Algorithm 5.3 Detecting Equivalences for Concatenation
input (cat upper-bits lower-bits)
1. let lower-const := const-of(lower-bits);
upper-const := const-of(upper-bits);
2. if upper-const ∧ lower-const
3. eqvclass-merging(term,upper-const·2length-of(lower-bits)+lower-const);
4. check-for-complete-cat(term);
5. else mark-const-regions(term);
6. if upper-const = 0 then
7. eqvclass-merging(term,lower-bits);
8. check-for-complete-cat(term);
9. elsif check-for-complete-cat(term) ;;returns ’true’ if equivalent simpler
;;term found
10. else check-two-arg-asym-fn(upper-bits,lower-bits,CAT);
In line 4, 8, and 9 of Algorithm 5.3 it is tested whether the cat-term represents
the concatenation of another, simpler term, or at least the bit-selection of such
a term. This test detects the equivalence of the inner cat-terms in Fig. 5.6 to
the respective bit-selections, e.g., pc[2:0]. Furthermore, the equivalence of the
top-level cat-term to either pc or OUT of INC is detected.
Example 5.8
• if y ∼=C pc[5] and (cat x · · ·) ∼=C pc[4:0] then the concatenation
(cat y (cat x · · ·)) is equivalent to pc[5:0];
• if u ∼=C pc[7] and (cat v · · ·) ∼=C pc[6:0] then the concatenation
(cat u (cat v · · ·)) is equivalent to the entire register pc with 8 bits.
Note that the bit-selections need not appear as terms in the descriptions, e.g.,
there exists not necessarily an EqvClass for pc[5:0]. Therefore, the informa-
tion about equivalence to the bit-selections has to be notiﬁed, i.e., propagated
separately. It is important to propagate this information even if a cat-term is
∼=C to a constant (line 4 in Algorithm 5.3). Otherwise equivalence to the entire
simpler term cannot be detected at the top-level concatenation, see Example 5.3
in section 5.2.
It is not eﬃcient to collect the information about equivalences to the bits of pc
only when the top-level cat-term is reached instead of propagating the informa-
tion successively. One of the principles of symbolic simulation is to avoid tracing
the expression trees of the arguments to permit a fast simulation. Therefore,
only the information of the direct arguments has to be used.
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Finally, the general equivalence detection technique for asymmetric functions
is applied in line 10 if all other tests fail.
5.7 Bit-selection
Bit-selections are considered as function invocations. For example, the bit-
selection ir[8:3], described as ir(8 downto 3) in VHDL-notation, is a term
distinct to ir.12 The indexes are integers since all indirect selections are consid-
ered as memory operations, see section 4.1.5.
The result is constant if the term of the selection, e.g., ir is equivalent to a
constant or the selected part is overlapped by a constant region. These regions are
frequently the result of a concatenation of terms, where one term is equivalent to
a constant. Testing whether the bit-selection is overlapped is fast since constant
regions are explicitly marked for concatenations, see section 5.6. Additionally,
the information about the equivalence of single bits to the constants 0 or 1
detected by the techniques described in section 5.10 is used.
If the bit-selection is not overlapped entirely by a constant region then possibly
partial constant regions of the bit-selection are determined. The limits have to be
corrected by the lower index of the bit-selection. Furthermore, the new constant
value has to be calculated if a region is ”cut” by the frontiers of the bit-selection.13
Finally, the general equivalence detection techniques described in section 5.1 are
applied with some modiﬁcations:
• if the bit-selection results in a bit-vector (e.g., ir[8:3]), then the constant
indexes are directly compared instead of considering the corresponding Eqv-
Classes;
• single-bit-selection, e.g., ir[4] is considered as a function with only one ar-
gument (ir). The general equivalence detection uses the second approach
described in section 5.1.2 to determine candidates for equivalence check-
ing. The index of the selected bit is considered in the function symbol,
e.g., (bit-selection-4 ir) instead of (bit-selection ir 4) in pre-ﬁx
notation. Therefore, it is suﬃcient to mark the single-bit-selections sep-
arately for each index during pre-processing at the single argument, i.e.,
ir. An equivalent bit-selection is found, if a term in the EqvClass of the
argument exists, which is used as an argument in a bit-selection with the
same index. For example, assume that ir[4] is examined and ax is in the
EqvClass of ir. If a term exists marked as bit-selection-4 at ax, then
the EqvClasses of this term ax[4] and of ir[4] are uniﬁed, if ax[4] has
12The internal function symbols selel or selslice1 are used for the selection of one bit or
a bit-vector. The abbreviation ”bit-selection” is used for both in the following.
13For example, if bits 3 to 1 of a term x are equivalent to 7 then bits 1 to 0 of x[10:2] are
equivalent to 3.
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been found previously on the path. Note that the equivalence detection
described above is fast since it is only checked whether one of the members
of an EqvClass (without constant) has a corresponding marking.
5.8 Unspeciﬁed Parts: ”unknown”-Terms
The symbolic simulator has to cope with arbitrary functions deﬁned by the user.
If no speciﬁc detection scheme is provided for a function then at least the general
equivalence detection technique for asymmetric functions presented in section 5.1
is applied. Terms which are guaranteed to be neither ∼=C nor ∼=C to another term
are used in two cases where equivalence detection has to fail:
• the user does not specify parts of the design. For example, the assignment
to a register can be implementation-dependent in some cases, but should
not aﬀect the correct behavior of the entire design;
• missing parts in one of the descriptions have to be considered. For ex-
ample, some bits of registers only exist in the speciﬁcation but not in the
implementation due to optimizations during synthesis. An unknown value
has to be assumed for the missing bits to permit a complete concatenation
of the register as described in section 5.6.
Example 5.9
The bits ir[1] and ir[0] are not used in the speciﬁcation of Fig. 5.7.
Therefore, they do not exist in the implementation after synthesis since
they are identiﬁed by the synthesis tool to be redundant. Unknown-terms
represent them in the implementation to allow a comparison with the ir-
register in the speciﬁcation.
Speciﬁcation
ir←a+b;
if ir[5:2]=011 then ...
elsif ir[5:2]=110
...
Implementation
ir←alu out[5] & alu out[4] &
alu out[3] & alu out[2] &
unknown(37) & unknown(38);
Fig. 5.7: Introducing unknown-terms for missing bits
Distinct terms can be generated using the special function unknown (see Fig.
5.7) for which none of the equivalence detection techniques is applied. Distinct
constants are used as arguments to distinguish the diﬀerent unknown-terms.14
Note that the same eﬀect is achieved by a user-deﬁned function for which only the
14This is necessary since each term is replaced during pre-processing for technical reasons
by an arbitrary chosen distinct variable (see appendix 9.2) and diﬀerent EqvClasses have to be
built for the unknown-terms.
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general equivalence detection techniques apply. The corresponding terms cannot
be equivalent, too, if the arguments are distinct constants. The advantage of
unknown-terms is that the general techniques are not unnecessarily applied.
Although unknown-terms are neither ∼=C nor ∼=C, the same need not hold for
terms using unknown-(sub)terms as arguments.
Example 5.10
The term (unknown(9) nand ctrl) is equivalent to 1 for ctrl∼=C0. Otherwise
the unknown-function has an impact and no equivalence is detected.
Unknown-terms permit to reveal erroneous assumptions of the designer about
irrelevant terms, e.g., if some assignment is replaced by an unknown-term. The
ﬁnal RegVals of the speciﬁcation and of the implementation cannot be in the same
EqvClass if the unknown-term has an impact in any way, and the counterexample
is reported.
5.9 Memory Operations
5.9.1 Overview
Formal veriﬁcation often has to cope with memories that have a large size and are
addressed indirectly. Symbolic address relationships of the memory operations
have to be considered. Addresses are compared in our approach using only the
information of the EqvClasses. This allows a fast equivalence detection which
can cope with complex reorderings of memory operations. Equivalence detection
for memory operations was ﬁrst presented in [RHE99].
Example 5.11
The two descriptions in Fig. 5.8 are computationally equivalent with respect to
the ﬁnal value of the relevant variable z. There are two examples for a reordering
Speciﬁcation
rf[adrA]←a;
rf[adrB]←b;
mem[adr1]←val;
x←mem[adr2];
z←x+rf[adrR];
Implementation
(rf[adrB]←b,
x←mem[adr2]);
(if adrA =adrB
then rf[adrA]←a,
mem[adr1]←val);
(if adr1=adr2
then z←val+rf[adrR]
else z←x+rf[adrR]);
Fig. 5.8: Examples for equivalent memory operations
of memory operations in Fig. 5.8. First, the order of the read- and the store-
operation to mem is reversed in the implementation. Thus, val is forwarded if
the addresses are identical, otherwise the value assigned to x is used. This is a
typical forwarding example occurring in pipelined systems. Second, the order of
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the store-operations to the register ﬁle rf is reversed. This may, for example,
occur during synthesis of architectures using data memory mapping, i.e., some
single registers can be addressed by instructions in the same manner as registers
of the register ﬁle. This is common for many microcontrollers, e.g., Microchip
PIC or Intel 8051. Synthesis may change the order of accesses to this “common”
data memory, e.g., by introducing pipelining. Formal veriﬁcation has to consider
the access to registers and register ﬁle by a single memory model. Otherwise it
may remain unrevealed that, for example, the program counter is erroneously
overwritten by an instruction due to a lacking address comparison.
The memory model used by the symbolic simulator assumes an unlimited, but
ﬁnite size for each memory in the descriptions. Memory access is modeled by
the two array operations read and store. A new RegVal (for memories) with an
incremented index is introduced after each store-operation to a memory. Only
accesses to arrays that can be addressed by registers and not only by constants
are considered by the read/store-model. Checking computational equivalence
consists of comparing the respective ﬁnal RegVals of the memories. The memory
model, the indexing, equivalence of memory operations, and consideration of
arrays addressed by constants are discussed in section 4.1.5.
Three types of equivalences have to be detected concerning memory-operations:
• Value stored by a store is equivalent to a read Section 5.9.2
A read-operation reads for any acceptable initialization a value previously
stored by a unique store-operation. Note that the read-operation occurs
after the store-operation during simulation, i.e., this equivalence is only
checked for read-operations.
• Equivalence of two read-operations Section 5.9.2
Two read-operations are equivalent since they yield the same value for any
acceptable initialization.
• Equivalence of two store-operations Section 5.9.3
The resulting memory states are equivalent, i.e., the contents of the mem-
ories after the two store-operations in the speciﬁcation and in the imple-
mentation are in any case identical. Often, the memory states before the
store-operations are also equivalent, which is fast to check. The stores
can also result in identical memory states in the opposite case for two
reasons:
– a store-operation is overwritten by subsequent stores;
– the order of store-operations to the memory is diﬀerent in the spec-
iﬁcation and in the implementation.
Our equivalence detection is hierarchical: ﬁrst an identical store-order in
both descriptions is assumed, i.e., the memory states are pairwise identi-
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cal. Then possibly overwritten stores are considered. Only if a store-
operation has still no equivalent counterpart in the other description and
a fast pre-check is satisﬁed, the more time consuming technique presented
in the last part of section 5.9.3 is used to detect a changed order of store-
operations.
As described in the previous sections, equivalence of terms is often decided by
simply testing if the arguments are ∼=C or ∼=C which avoids the expansion of the
arguments. This is also consequently used for the equivalence detection of read-
and store-operations. Only the information of the EqvClasses of the addresses
is used, i.e., our address comparison checks if two addresses adr1 and adr2 are
i. in the same EqvClass, i.e., adr1 ∼=C adr2
ii. are in inequivalent EqvClasses adr1 ∼=C adr2, or
iii. if equivalence depends on the initial register or memory values.
Expansion of arguments as in [VB98], where Boolean expressions are evaluated,
is avoided. The following abbreviations are used in the examples of the next
sections 5.9.2 and 5.9.3:
• Only the relevant read- and store-operations and address relations are
shown. The generally complex control structure (e.g., if-then-else-clauses)
and all assignments to registers which do not include a read-operation are
omitted. Therefore, always only one path of the symbolic simulation is
considered. Note that our equivalence detection for memory operations
does not require additional case-splits.
• It is assumed that equivalences/inequivalences of the addresses have either
already been determined by the other equivalence detection techniques de-
scribed in the other sections of this chapter and chapter 6; or they are
caused by case-splits at preceding conditions of if-then-else-clauses which
are omitted, see above.
• Addresses or values with identical name in the speciﬁcation and in the
implementation, i.e., without the upper index s or i stand for arbitrary
terms, which are assumed to have previously been detected ∼=C. Using
adr1 can signify textually diﬀerent terms in both descriptions, e.g., adr1s4 =
as3+ b
s
2 and adr1
i
3 = c
i
1+ a
i
2, which are equivalent if b
s
2
∼=C ci1 and as3 ∼=C ai2
holds.
• The boxes below the examples indicate which additional relationships of
the addresses must hold for two terms or memory states to be equivalent.
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5.9.2 Detecting Equivalences of Read-Operations
Reading a Previously Stored Value
If the address of a read-operation reading from a memory and the address of the
last store-operation referring to this memory are ∼=C, then the value stored by
this store-operation is always read.
Example 5.12
The memory state mem1 in Fig. 5.9 (a) resulting from the last store-operation
is the same as the ﬁrst argument of the read-operation, i.e., the value stored is
equivalent if the addresses are ∼=C.
This relationship does not hold if there is another intervening store-operation
as in Fig. 5.9 (b), since the second store-operation can overwrite the value stored
by the ﬁrst. But if the address of the read-operation is ∼=C to the address of the
second store, its value is in no case read by this read-operation. For the read
it seems as if the last store was not executed.
(a) mem1 ← store(mem, adr1, val1);
reg1 ← read(mem1, adrR);	



adr1
∼=C adrR
⇒ reg1 ∼=C val1
(b) mem1 ← store(mem, adr1, val1);
mem2 ← store(mem1, adr2, val2);
reg1 ← read(mem2, adrR);	



(adr2 
∼=C adrR) ∧ (adr1 ∼=C adrR)
⇒ reg1 ∼=C val1
Fig. 5.9: Reading previously stored values
In general, all preceding stores of a read with inequivalent addresses have to be
ignored. This is done by calculating the read access of a read-operation, i.e., the
relevant memory state. The addresses of all store-operations in between this
memory state and the read-operation are inequivalent to the address of the read.
The store previous to the read access has an address that is not inequivalent
and its value might be read. If the address of this store is even ∼=C, then the
stored value is read in any case and, therefore, ∼=C to the read-operation.
Deﬁnition 5.2 (Read access)
Let S = {store(mem0,adr0,val0),· · · ,store(memx,adrx,valx)}
be the store-operations ordered by occurrence on the path previous to a readR-
operation with address adrR. M denotes the corresponding series of memory
states memj previous to the store-operations in S. A storej has the address
adrj and the previous memory state memj . The read access of readR is
read access(readR) = memk ∈M : (∀storel ∈ S | l ≥ k : adrR ∼=Cadrl) ∧
(k = 0 ∨ not (adrk−1 ∼=CadrR))
Note that the initial memory state is memk=0.
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Equivalence of Read-Operations
Two read-operations from the speciﬁcation and the implementation are equiva-
lent if their addresses and their read accesses are equivalent. The equivalence of
the read accesses guarantees that all locations of the memory where they might
read from (depending on the actual value of the symbolic address) are identical.
Example 5.13
This procedure fails in the example of Fig. 5.10 if adr1 is neither ∼=C nor ∼=C
to adrR. The ﬁrst store in the implementation is not relevant for the read-
operation, if its address adrX is inequivalent to adrR. But the read accesses
of the two read-operations are not identical because of the intervening second
store with adr1. Note that if adr1 ∼=C adrR holds, the read accesses would be
both mem and if adr1 ∼=C adrR holds, val1 would be read in both cases.
Speciﬁcation Implementation
mems1 ← store(mem, adr1, val1);
regs1 ← read(mems1, adrR);
memi1 ← store(mem, adrX, valX);
memi2 ← store(memi1, adr1, val1);
regi1 ← read(memi2, adrR); adrR ∼=C adrX ⇒ regs1 ∼=C regi1
adr1 is assumed to be neither ∼=C nor ∼=C to adrR
Fig. 5.10: Equivalence of two read-operations
A supplementary check for two read-operations with equivalent addresses is pro-
vided to cope with mismatching read accesses. If the stored value and the address
of the “intervening” store-operations are equivalent, then the read access is cal-
culated again for both read-operations without these stores. This process can be
repeated until either equivalent read accesses are found, i.e., the read-operations
are equivalent, or intervening store-operations are reached that have not equiv-
alent addresses/stored values. Note that the memory states of the intervening
store-operations do not need be equivalent, see the example in Fig. 5.10.
Re-Checking Read-Operations
Our equivalence detection considers that the equivalence of the arguments of two
terms is in most of the cases already obvious, when the second term is found on
the path, see section 4.2. Therefore, it is suﬃcient to check only at the ﬁrst
occurrence of a term whether it is equivalent to some previously found term.
Frequently, not all equivalences and inequivalences concerning the addresses
are already stated when ﬁnding read-operations for the ﬁrst time on a path.
This is common for memory operations since often a value is speculatively read
or stored. An address conﬂict is checked afterwards to decide whether the spec-
ulation failed or not.
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Example 5.14
The value of x is forwarded in Fig. 5.8 if there is an address conﬂict. If there
is no conﬂict, equivalence of the read-operation in the speciﬁcation and in the
implementation is only obvious after the case-split setting adr1 ∼=C adr2.
Decisions about addresses later on a path as in Example 5.14 are frequent for
processor designs with pipelining. A value is read speculatively and used only if
there is no data conﬂict. Otherwise the relevant value is forwarded. The example
indicates, that it is important to check read-operations whenever the EqvClasses
of the corresponding addresses are modiﬁed. Therefore, the read-operations
found during symbolic simulation on a path are marked at the EqvClasses of their
addresses as dependent read-operations. If there is a change of an EqvClass,
either because it is uniﬁed or set inequivalent to another EqvClass, all dependent
read-operations are checked again, see also section 4.3. In the example of Fig.
5.8, the read-operation in the speciﬁcation is marked at the EqvClass of adr2.
The equivalence of the read-operations is detected, when setting the EqvClasses
of adr1 and adr2 inequivalent.
5.9.3 Detecting Equivalent Memory States
Detecting the equivalence of two memory states is necessary to demonstrate
computational equivalence but also required to argue about the equivalence of
two read-operations in the speciﬁcation and in the implementation. Finding
equivalent memory states is the same as detecting equivalent store-operations,
since a store-operation returns the whole new memory state.
Identical Order of Store-Operations
For some designs, the order of store-operations is identical in the two descrip-
tions to be compared. A suﬃcient, but not necessary condition for the equiva-
lence of two store-operations and, therefore, the resulting memory states is that
the addresses, the values stored, and the previous memory states are pairwise in
the same EqvClass. This is fast to test and, therefore, checked ﬁrst when ﬁnding
a new store-operation. The ﬁnal values of a memory in the implementation
and in the speciﬁcation depend on the last two stores on both sides, which use
the result of the previous stores as ﬁrst arguments. By means of an inductive
argument, when building a list in order of appearance of the stores in the im-
plementation and in the speciﬁcation, every store may have its “partner” on
the other side, if the order of store-operations is identical. The ﬁrst store-
operations on both sides have the initial memory state as ﬁrst argument, which
is identical.
The speciﬁcation and the implementation can have also only partially identical
orders of stores, which begin from two equivalent memory states. These states
may be either the initial memory state or memory states that have been iden-
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tiﬁed to be equivalent by one of the techniques described below. The partially
identical store-order ends before the ﬁrst store-operation-pair, where either the
addresses or the stored values are not equivalent.
Deﬁnition 5.3 (Identical store-order)
Let Sspec = {store(memsx,adrsx,valsx),· · · ,store(memsx+n,adrsx+n,valsx+n)}
Simpl = {store(memiy,adriy,valiy),· · · ,store(memiy+n,adriy+n,valiy+n)}
be store-operations in the speciﬁcation and in the implementation ordered by
occurrence on the path. An identical store-order satisﬁes:
∀k = 0, . . . , n : adrsx+k∼=Cadriy+k ∧ valsx+k∼=Cvaliy+k
If the memory states previous to the store-operations (memsx and mem
i
y) are equiv-
alent then the same holds for the resulting memory states, i.e., memsx+n+1
∼=C
memiy+n+1.
15
The order of store-operations has to be the same in the speciﬁcation and in the
implementation only with regard to the same speciﬁc memory. The interleaving
of store-operations to diﬀerent memories can be arbitrary, an example is given
in Fig. 5.11.
store(dmem,adr1,val1)
store(rf,adr2,val2)
store(dmem,adr3,val3)
store(rf,adr4,val4)
have the same store order
for both rf and dmem
store(dmem,adr1,val1)
store(dmem,adr3,val3)
store(rf,adr2,val2)
store(rf,adr4,val4)
Fig. 5.11: Identical store-orders
Overwritten Store-Operations
An identical store-order requires an equal number of store-operations on the
current path, which is not a necessary condition for equivalence of the resulting
memory states.
Example 5.15
An additional store occurs in the implementation of Fig. 5.12. Nevertheless,
the ﬁnal memory states are identical if the value stored by the second store-
operation of the implementation is in any case overwritten by the third store-
operation, i.e., if the addresses are ∼=C.
This situation can occur, for instance, if the second store is speculative, but
speculation fails and the third store is used to correct the fault. Let us assume
that val2 and valX are not ∼=C. Therefore, mems2 and memi2 cannot be in the
same EqvClass and the equivalence detection of the previous subsection will fail.
But there is no diﬀerence for the last store-operation in the implementation
if the previous memory state is memi1 or mem
i
2. Therefore the relevant preceding
15This not a necessary condition, see below.
5.9.3 Detecting Equivalent Memory States 91
Speciﬁcation Implementation
mems1 ← store(mem, adr1, val1);
mems2 ← store(mems1, adr2, val2);
memi1 ← store(mem, adr1, val1);
memi2 ← store(memi1, adrX, valX);
memi3 ← store(memi2, adr2, val2); adrX ∼=C adr2⇒ mems2 ∼=C memi3
Fig. 5.12: Example for an overwritten store-operation
memory state is calculated for equivalence checking. This is either the memory
state after the ﬁrst preceding store-operation, which is not overwritten by the
new store-operation or the initial memory state.
Deﬁnition 5.4 (Relevant preceding memory state)
Let Sspec = {store(mem0,adr0,val0),· · · ,store(memx−1,adrx−1,valx−1)}
be the store-operations previous to storex with the address adrx and the value
valx. M denotes the corresponding series of memory states previous to the
store-operations in S. Note that adri and vali stand for arbitrary terms, see
section 5.9.1. The initial memory state is mem0.
The relevant preceding memory state of storex is
rel prec state(storex) = memk ∈M : (∀storel ∈ S | l ≥ k : adrx∼=Cadrl) ∧
(k = 0 ∨ not (adrk−1∼=Cadrx))
Two store-operations in the speciﬁcation and in the implementation are equiv-
alent if the addresses, the stored values and the relevant preceding memory
states are ∼=C. This criterion copes with diﬀerent number of overwritten store-
operations in the speciﬁcation and in the implementation. Determining the rel-
evant preceding memory state is fast, since, again, only the information of the
EqvClasses is used. Furthermore, its calculation is only necessary if there exists
a potential “counterpart” with equivalent address and stored value.
Note that by considering overwritten stores, there are some special cases
where more than two store-operations - one of the speciﬁcation and one of the
implementation - are in a single EqvClass. For instance, the memory states after
the second and the third store in the implementation in Fig. 5.12 are identical
if adr2 ∼=C adrX and val2 ∼=C valX hold.
Changed Order of Store-Operations
If the store-order is changed as in the example of Fig. 5.8 for rf and Fig. 5.13
for mem, then the ﬁnal memory states can be equivalent, if the addresses of the
store-operations are ∼=C. A correct reordering of store-operations can be the
result, for example, of synthesizing designs with data mapping, see section 5.9.1.
When a new store-operation is found and all previous checks fail, there might
exist a store in the other description with equivalent address and stored value,
which is the “counterpart” in a changed store order. Since the new store is
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the most recent in its description, there must be some store-operations before
it, which happen after the “counterpart” in the other description.
Speciﬁcation Implementation
As mems1 ← store(mem, adrA, . . . );
O1s mems2 ← store(overwritten later);
Bs mems3 ← store(mems2, adrB, . . . );
O2s mems4 ← store(overwritten later);
Cs mems5 ← store(mems4, adrC, . . . );
Ds mems6 ← store(mems5, adrD, . . . );
Ai memi1 ← store(mem, adrA, . . . );
Di memi2 ← store(memi1, adrD, . . . );
Ci memi3 ← store(memi2, adrC, . . . );
O3i memi4 ← store(overwritten later);
Bi memi5 ← store(memi4, adrB, . . . );
 (adrD ∼=C adrC) ∧ (adrD ∼=C adrB) ∧ (adrB ∼=C adrC)⇒ mems6 ∼=C memi5
Fig. 5.13: Changed order of store-operations
Assume that the new store is Ds and the “counterpart” Di in Fig. 5.13. The
stores B and C are before D in the speciﬁcation but after D in the implementation.
The stores O1, O2, O3 are overwritten by subsequent store-operations, i.e.,
Bs, Cs, Ds, or Bi. A valid reordering of the store-operations requires that the
addresses of D on the one hand and B, C on the other hand are ∼=C. But we
do not know that only B and C have to be checked, since there might be some
overwritten stores O1s, O2s, or O3i in between or before B or C (see Fig. 5.13).
For a quick test, ﬁrst two sets containing all memory states previous to Ds/Di are
determined, where all store-operations after those memory states and before
Ds/Di have a determined address relationship; i.e., the addresses of those store-
operations must be either ∼=C to the address of Ds/Di or ∼=C to the address of one
of the subsequent store-operations. A changed store-order is only checked, if
there are equivalent memory states in those two sets calculated for Ds and Di. In
the following, this is called that Ds and Di have a common access state, a formal
deﬁnition is given on page 93.
The next step is to determine the two sequences S1 and S2 containing the same
store-operations appearing in the two descriptions in changed order. This is not
obvious since only the end of S1 and the beginning of S2 are known. Further-
more, overwritten stores have to be considered correctly, i.e., S1 = {Bs, Cs, Ds}
and S2 = {Di, Ci, Bi} in Fig. 5.13. We assume in the following that all store-
operations of the changed store-order have already appeared ﬁrst in the imple-
mentation (Di to Bi) and now the last store of the opposite sequence storeS1end is
detected during the simulation, i.e., Ds. This is the ﬁrst time where again equiv-
alent memory states can be reached. Since Ds is the most recent store detected
during simulation, the algorithm assumes that this is the last element missing
and that it is the end of S1. Tracing back from this point, the ﬁrst (previous)
memory state is searched, which has an equivalent counterpart in the other de-
scription, i.e., mems1 and mem
i
1 in Fig. 5.13. All preceding stores do not have to be
considered since they lead to an equivalent memory state in the implementation
and in the speciﬁcation. The store-operations in the two descriptions directly
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after this equivalent memory state storeS1begin (O1
s) and storeS2begin (D
i) are the
beginnings of S1 and S2 before eliminating overwritten store-operations.
Overwritten stores can be removed easily in S1 since the latest storeS1end
(Ds) is known. Tracing back from storeS1end (D
s) to storeS1begin (O1
s), all store-
operations with an address which is ∼=C to the address of a subsequent store are
eliminated, which results in S1 = {Bs, Cs, Ds}.
The end storeS2end of the sequence S2 is unknown, which makes eliminating
overwritten store-operations harder. Symbolic simulation may have already
reached some store-operation after Bi which overwrites, for instance, Ci but has
to be ignored to determine S2 correctly. All store-operations after the unknown
ﬁnal storeS2end (B
i) do not have to be considered when eliminating overwritten
stores in S2. S2 is determined by beginning with storeS2begin and adding suc-
cessively subsequent stores. Every time a new store is added, possibly over-
written stores are eliminated. This process is stopped, when the number of
store-operations in S2 is the same as in S1.
Finally, it is controlled, if every store-operation in S1 has its partner in S2 with
∼=C address, ∼=C stored value and common access state (see above and Deﬁnition
5.5 below). In this case, the memory states after storeS1end and store
S2
end, i.e., D
s
and Bi are equivalent. Note that the technique described in this section is not
limited with respect to the length of the changed store order, which is three in
our example.
The handling of some exceptional situations is not discussed in this work for
brevity. Consider for example that a store Ei follows directly Bi, which overwrites
Ci with exactly the same value as Ci. Ds is then not only equivalent to Bi but also
to Ei. This is detected by building two sequences S2a and S2b with Bi and Ei as
last elements in this special case.
The following deﬁnition gives the conditions of a valid changed store-order.
Note that the identiﬁcation of such an order by the symbolic simulator as de-
scribed by the previous example is optimized with respect to computation time.
Deﬁnition 5.5 (common access state, valid changed store order)
Let
Sw/o overwritspec = {store(memsx,adrsx,valsx),· · · ,store(memsx+n,adrsx+n,valsx+n)}
Sw/o overwritimpl = {store(memiy,adriy,valiy),· · · ,store(memiy+n,adriy+n,valiy+n)}
be store-operations in the speciﬁcation and in the implementation ordered by
occurrence on the path. All overwritten store-operations are previously elimi-
nated, i.e.,
Sw/o overwritspec = remove overwritten(Simpl)
Sw/o overwritimpl = remove overwritten(Sspec)
remove overwritten(S) = {storek ∈ S : ∃storel ∈ S | l > k : adrk∼=Cadrl}
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M denotes the corresponding series of memory states previous to the store-
operations in a series S. Let memj , adrj, and valj be the previous memory
state, the address, and the value of storej . The set of access states of storez in
an order of store-operations S is:
access(storez) = {memk ∈M : ∀storel ∈ S | z > l ≥ k :
adrl∼=Cadrz ∨ adrl ∼=Cadrz}
Two store-operations of the speciﬁcation storesm and of the implementation
storein have a common access state if:
common access(storesm, store
i
n) =
∃memsk ∈ access(storesm), memil ∈ access(storein) : memsk∼=Cmemil
Note that memj denotes the memory state previous to a storej. If the store
order of Sw/o overwritspec and Sw/o overwritimpl are not identical according to Deﬁnition 5.3
then a valid changed store order is given if:
∀storesk ∈ Sw/o overwritspec : ∃storeil ∈ Sw/o overwritimpl :
(adrsk
∼=Cadril) ∧ (valsk∼=Cvalil) ∧ common access(storesk, storeil)
If the memory states previous to the store-operations16 are equivalent then the
same holds for the resulting memory state, i.e., memsx+n+1
∼=C memiy+n+1.
5.9.4 Summary
Symbolic simulation has to cope with two aspects concerning memories: ﬁrst, the
in general large sizes of the memories. We argue only about memory operations,
i.e., store- and read-operations. Therefore, the size of the memories is irrelevant,
but the symbolic simulator has to detect equivalences of the memory operations
in order to model correctly the behavior of the memory.
Second, indirect addressing has to be considered. This makes necessary a rea-
soning process about the relationships of the addresses during symbolic simula-
tion, since they can be arbitrary symbolic terms. Collecting equivalent symbolic
terms in EqvClasses permits us to establish a fast address comparison for our
memory-speciﬁc equivalence detection methods. The symbolic simulator copes
with complex reorderings of memory operations as demonstrated also by the
experimental results presented in section 7.1.
16Which need not be memsx and mem
i
y since the ﬁrst store-operations might be overwritten,
i.e., Sspec/impl are relevant instead of Sw/o overwritspec/impl .
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5.10 Inequivalences Forcing Terms
to be Constant
Inequivalences can force a term to be constant. Since the domain of a n-bit-vector
is restricted to 2n values, setting it ∼=C to 2n−1 values implies equivalence to the
remaining value. Fig. 5.14 (a) gives an example for a bit-vector, where b∼=C10
and b∼=C00 and b∼=C11 ⇒ b ∼=C01 holds. Note that there can be intervening
assignments and other conditions in Fig. 5.14.
(a) if b="10" then ...
elsif b="00" then ...
elsif b="11" then ...
else
 b="01" is true
(b) if a[3] then
if a[2:1]="11" then ...
elsif a[2:1]="10" then ...
else
 a[3:2]="10" is true
Fig. 5.14: Terms being constant due to decided inequivalences
Two EqvClasses are inequivalent either because of a decision in a case split
or since they contain diﬀerent constants which is not relevant here. Check-
ing after each decision whether the EqvClass is set inequivalent to 2n − 1 con-
stants is not suﬃcient. Also decisions about parts of a term have to be consid-
ered, see Fig. 5.14 (b) where a[3]∼=C1 and a[2:1]∼=C11 and a[2:1]∼=C10 ⇒
a[3:2]∼=C10 has to be detected. Moreover, it is not relevant in this example
whether the entire term a is equivalent to a constant but only the bits a[3:2].
Two counters ctrl-zero-bit and ctrl-one-bit are introduced for each bit of a term
appearing in conditions. They are initialized during pre-processing with 2N−1
where N is the length of the term (not 2N − 1!). A bit i of a term is equivalent
to 0 (1) if ctrl-zero-biti (ctrl-one-biti) is zero. The counters are decremented if:
• the term is set inequivalent to a constant. ctrl-one-bit and ctrl-zero-bit are
decremented at all bit-positions, where this constant is 0 or 1, respectively;
a table supports determining the relevant bit-positions for constants ap-
pearing explicitly in the descriptions since all constants are expressed as
integers during simulation, see section 4.3;
• a bit-selection of a term is set inequivalent to a constant. Not only the ctrl-
one-bit- and ctrl-zero-bit-counters of the term representing the bit-selection,
e.g., a[2:1] are decremented but also the corresponding counters of the
entire term a are decremented according to the size of the bit-selection.
Multiple selections, e.g., (a[10:2])[2:1] are considered by recursion.
Every time a new constant bit is found it is checked whether the whole term
is constant, too. The equivalence of the bit has to be marked if this test fails.
If there exists a term representing the bit-selection of the relevant bit then the
corresponding EqvClasses are uniﬁed. Otherwise equivalence of the bit to the
constant 0 or 1 is marked directly at the term.

Chapter 6
Using Decision Diagrams to
Detect Equivalences
Section 6.1 gives an overview of the dd-checks. The construction of formulas
which demonstrate the equivalence to be veriﬁed is described in section 6.2.
Checking those formulas by vectors of OBDDs is compared to other techniques
in section 6.3. The use of intermediate dd-checks for gate-level simulation is
presented in section 6.4. Section 6.5 discusses how the decisions of conditions
are considered during a dd-check. The results of a dd-check are reused during
the following symbolic simulation of the remaining paths which is described in
section 6.6.
6.1 Overview
The equivalence detection techniques presented in the previous chapter are not
complete in order to provide a fast symbolic simulation. Therefore, checking
the veriﬁcation goal by a test for equivalence at the end of a path (line 11
in Algorithm 4.1) may fail. The more accurate tests called dd-checks based on
decision diagrams are used at the end of a path in these cases. They have to reveal
whether (i) computational equivalence is given in this path but was not detected
(line 16), (ii) a condition has been decided inconsistently due to the incomplete
equivalence detection on the ﬂy (line 19), or (iii) a valid counterexample can be
given (line 22).
Decision diagrams are used in the dd-checks to reveal special equivalences
which are not considered by the techniques presented in the previous chapter
either since they occur seldom or because they are hard to detect. Examples are
given in section 6.4, 6.5, and 7.3. Two tests are provided:
• testing whether two terms are equivalent; note that checking the validity
of a condition is the same as comparing it to the constant 1;
• testing whether a term is equivalent to a constant; this is a diﬀerent case
since the value of the constant is unknown.
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A formula demonstrating the equivalence is built for each test considering knowl-
edge about path-dependent equivalences or inequivalences of intervenient terms.
The Multiple-Domain Decision Diagram Package (the TUDD-package) [Ho¨r99,
Ho¨r97, Ho¨r98] developed at Darmstadt University of Technology with an exten-
sion for vectors of OBDDs is used to prove the formula. Each graph represents
one bit of the two terms to be compared. The extension developed for the
symbolic simulator permits to apply functions to vectors of OBDDs instead of
manipulating separately single decision diagrams.1 Therefore, the formula con-
sisting of function applications to bit-vectors is checked automatically by the
TUDD-package without additional modiﬁcations. It is tested whether a similar
formula has been built previously and stored in a hash-table before applying
vectors of OBDDs.
The dd-checks testing the veriﬁcation goal at the end of the path may fail if
a false path is reached. All decided conditions (i.e., CondBits in C for which a
case-split was performed) are checked in order of their occurrence in this case to
search for a contradictory decision due to the incomplete equivalence detection
on the ﬂy. Using the information of the equivalence classes again facilitates
considerably the construction of the required formulas.
A path is backtracked if at least one formula is valid (line 16 in Algorithm
4.1) or if a contradictory decision has been detected (line 19). Moreover, the
relationship revealed by the dd-check is marked as described in section 6.5 so
that it is checked during symbolic simulation of the remaining paths. Otherwise
a valid counterexample is found which is reported for debugging.
Section 4.6 motivated the use of intermediate dd-checks at gate-level also dur-
ing the path search (line 9 in Algorithm 4.2) instead of using them only at the
end of a path. The intermediate tests are discussed in section 6.4.
The dd-checks do not make the equivalence detection complete, since some
functions like multiplication or memory operations are not interpreted during the
dd-check to avoid extensive computation times and/or graph explosion. These
terms are represented by dd-cutpoints (described in the next section) during
OBDD-construction. Additional dd-cutpoints are used to speed up the dd-checks.
In spite of these simpliﬁcations, the dd-checks provide a substantial improvement
of the equivalence detection. No corner-case has been found during our experi-
ments which was not detected by the implemented dd-checks. Note that the dd-
checks need not be incomplete in principle in our symbolic simulation approach.
The incompleteness is caused by the dd-cutpoints which are only introduced be-
cause of the practical limitations of current OBDD-packages.
1For example, the application of the function ADD to two vectors of OBDDs {a0, . . . , an}
and {b0, . . . , bn} is implemented using the basic functions and, or, and xor of the TUDD-
package. The result is another vector of OBDDs.
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6.2 Building Formulas in dd-checks
The support of two terms has to be the same if the equivalence of the terms is
tested using decision diagrams. This can be achieved by backward-substitution
so that only initial RegVals, which are identical in the speciﬁcation and in the
implementation, or constants occur on each side. Note that the formula is less
complex than a formula describing the entire veriﬁcation problem since a speciﬁc
path is chosen. However, a complete backward-substitution is not eﬃcient since
only the information about the path is used but not about equivalences detected
by the other techniques. For example, if both terms depend only on two interme-
diate RegVals detected previously to be equivalent, it makes sense to introduce
a dd-cutpoint and to consider this dd-cutpoint as primary input: all expressions
or assignments previous to this dd-cutpoint do not have to be considered in the
decision diagrams.
Therefore, ﬁrst the two sets representing all EqvClasses of the intermediate
terms are collected in a fast backtracking. The intersection of those two sets
of EqvClasses represents the candidates for dd-cutpoints. Any term with an
EqvClass in the intersection is represented by a dd-cutpoint when constructing
the formula by backward-substitution, i.e., the dd-check considers this term as a
primary input just as the initial RegVals.
The dd-cutpoints have to be removed in some cases since they hide subterms
which are required to demonstrate equivalence, see section 6.4 for an example.
Therefore, a failed dd-check is repeated without dd-cutpoints.
Another possibility to obtain a simpler formula is to replace a term during
formula construction by another term in the same EqvClass. Again, the results
of the previous symbolic simulation are used. Replacing a term by another term
in the same EqvClass is useful if the corresponding representation as decision
diagram is simpler. For example, if a term is in an EqvClass with a constant, then
only the OBDD for the constant is constructed. A simple heuristic counts the
expected complexity concerning graph construction of each term in the EqvClass
of a term. The term with the lowest complexity is used as representative for the
EqvClass, i.e., it replaces the other terms in the dd-check.
Replacing terms by other terms in the same EqvClass or by dd-cutpoints can
be misleading if the consistency of the decided CondBits is veriﬁed, i.e., if it
is checked whether a false path is reached (line 19 in Algorithm 4.1). If the
condition of an inconsistent CondBit establishes an equivalence of two terms,
then replacing the terms by a dd-cutpoint or one of the terms by the other term
makes detecting the inconsistency infeasible. Therefore, all EqvClasses with a
term appearing in the condition of a subsequently decided CondBit have to be
ignored when checking the consistency of a decided CondBit. Terms in such a
EqvClass are replaced neither by dd-cutpoints nor by other terms of this EqvClass.
A hash-table is used to avoid building identical decision graphs repeatedly in
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diﬀerent dd-checks. The result of a previous dd-check can be reused even if the
two formulas of the dd-checks are not identical. The same formula may be built
in the new dd-check with only diﬀerent RegVals or dd-cutpoints. Therefore, all
RegVals and dd-cutpoints are replaced in order of their appearance in the formula
by auxiliary variables T1, T2,...,Tn before hashing a formula. New formulas are
checked using vectors of OBDDs and the result is hashed.
Note that a veriﬁcation using only vectors of OBDDs without considering re-
sults of the symbolic simulation is neither eﬃcient nor feasible for large examples,
see section 7.3. A small example for the simpliﬁcation of a formula in a dd-check
by using results of the other equivalence detection techniques is given in Fig.
4.14 in section 4.5.2.
6.3 Comparison to Other Approaches
for Formula-Checking
A dd-check consists of extracting ﬁrst a formula which is valid if the two terms to
be compared are equivalent and then verifying this formula by means of vectors
of OBDDs. The formula established could be veriﬁed also by other techniques.
Two of them are compared in our domain of application to vectors of OBDDs
in the following: another type of decision diagrams and a specialized formula
checker called SVC, see section 3.3. Note that techniques which require possibly
user-interaction to check a formula, e.g., theorem-provers are not suited for our
automatic veriﬁcation approach.
A diﬀerent possibility to represent and check a formula is to use word-level
decision diagrams like *BMDs [BC94, BC95] instead of vectors of OBDDs. Bit-
selections are used frequently in practical examples of control logic, either ex-
plicitly, e.g., R[13:16], or implicitly, e.g., storing the result of an addition in
a register without carry. Using *BMDs, terms are represented by one single
*BMD. Bit-selection, therefore, requires one or two modulo-operations which are
worst-case exponential with *BMDs.
Bit-selection is quasi for free, if terms are expressed as vectors of OBDDs,
where each graph represents one bit. Bit-selection can then be done by simply
skipping the irrelevant bits, i.e., the corresponding OBDDs and by continuing
computation with the remaining graphs. Checking equivalence just consists of
comparing each bit-pair of the vectors.
All previously applied equivalence detection techniques are (fairly) indepen-
dent of the bit-vector length. Results obtained during symbolic simulation are
used to simplify formulas before OBDD-vector construction. But even without
simpliﬁcation, large bit-vectors can be handled by OBDD-vectors in acceptable
computation time.
The results of SVC on ﬁve bit-vector arithmetic veriﬁcation examples are com-
pared in [BDL98] to the results of the *BMD package from Bryant and Chen
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and also to Laurent Arditi’s *BMD implementation which has special support
for bit-vector and Boolean expressions. We veriﬁed these examples also with
OBDD-vectors. Tab. 6.1 summarizes the results. All our measurements are on
a Sun Ultra II with 300 MHz. Various orderings of the variables for our *BMD-
measurements are used; the best results are reported. The line DM contains
additional veriﬁcation results for a bit-wise application of De Morgan’s law to
two bit-vectors a and b, i.e., a0 ∧ b0&...&an ∧ bn ≡ (a0 ∨ b0)&...&(an ∨ bn), and
the ADD-example is the veriﬁcation of a ripple-carry-adder. Note that the input
for the two last examples is also one word and not a vector of inputs. Otherwise
*BMD-veriﬁcation is of course fast since no bit-selection or modulo operation is
required. The inputs may represent some intermediate cut-points for which, e.g.,
the *BMD is already computed.
*BMD *BMD OBDD-vector
SVC1
Bryant/Chen1 Arditi1 TUDD
200MHz 200MHz 300MHz 300MHz Sun Ultra II
Pentium Pentium UltraSparc 30
Bits 16 32 16 32 16 32 16 32 64 128 256
1 N/A 0.002 N/A N/A N/A 0.04 0.14 0.27 0.38 0.68 1.38
2 N/A 0.002 N/A N/A N/A 1.10 0.13 0.20 0.25 0.44 0.93
3 0.002 0.002 265.0 >500 0.07 0.18 0.21 0.32 0.51 0.95 1.95
4 0.002 0.002 26.4 >500 0.72 8.79 0.24 0.40 0.71 1.53 4.38
5 0.111 0.520 22.7 >500 0.39 3.78 0.14 0.21 0.31 0.57 1.15
Measured at Measured with
TUDD TUDD *BMD-package
Bits 16 32 16 32 64 16 32 64 128 256
DM >5min >5min 0.12 0.22 0.28 0.48 1.03
ADD -2 5.19 37.2 282.7 0.21 0.31 0.48 0.98 1.90
1 Measurements reported in [BDL98].
2 2 Bit: 1.01s; 4 Bit: 9.47s; 5 Bit 44.69s; Veriﬁcation with more than 5 Bit was
not feasible with the current version of SVC.
Tab. 6.1: Comparison of SVC, *BMD and OBDD-Vectors. Times are in seconds
Obviously, *BMD-veriﬁcation suﬀers from the modulo-operations in the ex-
amples. According to [BDL98], the results of example 1 to 4 are independent
of the bit-vector length for SVC, but the veriﬁcation times with OBDD-vectors
are also acceptable even for large bit-vectors. These times can be reduced espe-
cially for small bit-vectors by optimizing our formula parsing. In example 5, SVC
ends up slicing the vector. Thus the execution time depends on the number of
bits and shows, therefore, a signiﬁcant increase, whereas the computation time
for OBDD-vectors increases only slightly. The increase in this example may be
eliminated in a future version of SVC [BDL98], but the general problem is that
slicing a vector has to be avoided in SVC. This is demonstrated by the examples
DM and ADD, where veriﬁcation is only practical with OBDD-vectors.
Note that functions that are worst-case exponential with OBDDs, e.g., multi-
plication or which have no representation are only problematic in rare cases where
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special properties of the functions are necessary to show equivalence. Normally,
these terms are replaced by dd-cutpoints during formula-construction since in-
formation from the other equivalence detection techniques is used.
6.4 Comparing Descriptions
at RT- and Gate-Level
Section 4.6 motivated the use of intermediate dd-checks during the path search if
one of the descriptions is at gate-level instead of using them only at the end of a
path (line 9 in Algorithm 4.2). The same entire Boolean expressions assigned to
the register bits have to be simulated at gate-level in each symbolic simulation
cycle. It is crucial to ﬁnd relationships of the control registers in the previous cycle
in order to detect equivalences in the next cycle between the Boolean expressions
at gate-level and the much simpler corresponding terms in the speciﬁcation at
algorithmic- or rt-level. Usually, the control registers appear frequently in the
Boolean expressions. The equivalence detection techniques presented in section
5.2 can often neglect subterms or decide equivalences if information is provided
about the value of the control registers.
Example 6.1
The register cnt in Fig. 6.1 is assumed to be a microprogram counter and
the assignments to all registers depend on the value of this control register.
The assignment to cnt is represented at gate-level by a concatenation (&) of
the single bits. Only the expression of one bit is shown in Fig. 6.1. This bit
Speciﬁcation
if ak[3:0]=mi[3:0]
then ...
else selected branch;
Implementation
cnti1 ←bitn &...&
((ak[3] xor mi[3]) nor (ak[2] xor mi[2])) and
((ak[1] xor mi[1]) nor (ak[0] xor mi[0]))
&...& bit0;
Fig. 6.1: Example for the advantages of intermediate dd-checks
is constant since ak[3:0]∼=Cmi[3:0] ⇒ ((ak[3] xor mi[3]) · · ·(ak[0] xor
mi[0])) ∼=C 0 which is not revealed without dd-check by the other equivalence
detection techniques.
Detecting that the (controlling) microprogram counter is equivalent to a con-
stant is important, since the assignments to all registers in the next cycle are
identiﬁed to be equivalent to a corresponding RegVal in the speciﬁcation in this
case. Otherwise the ”link” between terms in the speciﬁcation and in the imple-
mentation gets lost not only in the next cycle but also in all subsequent cycles
since the respective preceding RegVals are used as arguments. A ﬁnal dd-check
would be complex since the subsequent cycles have to be considered in the de-
cision diagrams additionally before equivalent terms of the speciﬁcation and of
the implementation are reached.
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Losing the ”link” is avoided by providing an intermediate dd-check at gate-
level if no equivalence has been found for a term assigned to a RegVal. This
intermediate dd-check reveals in Example 6.1 that cnti1 is equivalent to 0.
An intermediate check is provided for a RegVal in the description at gate-level
if the following conditions hold:
• no equivalence between the term assigned to the RegVal and any other
term has been detected by the other equivalence detection techniques;
• the register is not excluded from intermediate dd-checks; the user can limit
the application of intermediate dd-checks on relevant control registers; this
(easily provided) information is optional, but can decrease simulation time
signiﬁcantly.
The dd-check requires an assumption about which term might be equivalent to
the intermediate RegVal ix. If the register does not exist in the speciﬁcation, e.g.,
a control register of the hardware implementation, it is only checked
• whether the term is equivalent to a constant. The OBDD-vector of the
term is built using each RegVal of the previous cycle as dd-cutpoint. If each
bit of the OBDD-vector is equivalent either to 0 or 1, then the constant
result of the term is calculated;
• if the term has not changed in the last step, i.e., RegVal ix ∼=CRegVal ix−1
Otherwise equivalence to the ﬁrst corresponding RegVal sy in the speciﬁcation
(with the lowest y) is checked, which is neither equivalent to some term of the
implementation nor to some initial RegVal. Consider ﬁrst the case that the
preceding RegVal ix−1 in the implementation has an equivalent ”counterpart” in
the speciﬁcation. In this case, all RegVals of the preceding cycle are used as
dd-cutpoints in the implemenation during the dd-check. But equivalent terms
might be reached in the speciﬁcation and in the implementation after diﬀerent
numbers of cycles.
Example 6.2
xs1 ←a+b+c in the speciﬁcation is calculated in two cycles by xi1 ←a+b and
xi2 ←xi1+c in the implementation. Only xi2 has an equivalent counterpart in this
case. The dd-check cannot reveal this fact if the dd-cutpoints are set to the
previous cycle, i.e., xi1.
Therefore, a failed dd-check is repeated with the dd-cutpoints shifted succesively
to the preceding cycle until either the dd-check is satisﬁed or the RegVal of the
relevant register in the implementation has an equivalent counterpart in the
speciﬁcation. Note that equivalence would be revealed in the simple Example
6.2 used for illustration without dd-check by the other equivalence detection
techniques described in chapter 5.
104 CHAPTER 6 Using Decision Diagrams to Detect Equivalences
6.5 Considering Previous Decisions
A case-split is performed each time the value of a condition is not determined
by the acceptable initial values of the registers. The decision is reﬂected in the
EqvClasses and is, therefore, considered by the equivalence detection techniques
during the symbolic simulation as well as during formula construction in a dd-
check. There remain cases where the decisions have to be considered separately.
Example 6.3
The equivalence of the ﬁnal values of res in Fig. 6.2 is not detected without
dd-check since none of the bits of the bit-vector m is constant. The dd-check has
to consider the inequivalences of m and the four constants to reveal that the least
signiﬁcant bit of res is equivalent to 0 (see box in Fig. 6.2).
Speciﬁcation
if m=0110 or m=0011 then ...
elsif m=0010 or m=0111 then ...
else ress1 ← b[31 : 1]&0;
Implementation
resi1 ← b[31 : 1]&((not m[3]) and m[1]);
	



(m 
∼=C0110) and (m ∼=C0011) and (m ∼=C0010) and (m ∼=C0111)
⇒ ((not m[3]) and m[1])∼=C0
Note that none of the bits of m is constant. m is declared m[3:0]
Fig. 6.2: Considering decisions in a dd-check
Therefore, every dd-check which failed to demonstrate a formula F is repeated
considering decisions about conditions which share terms with the formula. Con-
ditions from CondBits which have no terms in common with the formula can have
no impact on the check. The conditions of the relevant CondBits are combined by
conjunction. Conditions of CondBits which are decided to be false are considered
negated, see Equation 6.1.
decrel =
∧
i∈relevantCondBits
{
cond of(i) : if value(i) = true
not (cond of(i)) : if value(i) = false
(6.1)
Note that only previous decisions are considered for intermediate dd-checks de-
scribed in section 6.4. The repeated dd-check tests whether decrel ⇒ F holds.
If it is only checked whether a term is equivalent to a constant, the test has to
be reﬁned. No F is provided since the constant is unknown. But each bit has to
be equivalent to a constant. Therefore, it is checked if decrel implies that each
bit of the term is either 0 or 1:
∀k ∈ bits of term :
[
decrel ⇒ dd of(k)
]
or
[
decrel ⇒ not (dd of(k))
]
(6.2)
If there exists an equivalent constant, then it is calculated during the check of
Equation 6.2. Note that accessing dd of(k) is for free using vectors of OBDDs.
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When building the formula for the dd-check, terms are often represented by
dd-cutpoints or by other (simpler) terms in the same EqvClass. For example, if a
term is in an EqvClass with a constant, then only the OBDD for the constant is
constructed. However, these replacements have to be considered when including
previous decisions.
Example 6.4
Fig. 6.3 (a) extends the example of Fig. 6.1 by an assignment irs1 ←ak[1:0]
and a condition testing irs1 =”10”.
(a)
Speciﬁcation
irs1 ← ak[1:0];
if irs1="10" then
if ak[3:0]=mi[3:0]
then ...
else selected branch;
Implementation
cnti1 ←bitn &...&
((ak[3] xor mi[3]) nor (ak[2] xor mi[2])) and
((ak[1] xor mi[1]) nor (ak[0] xor mi[0]))
&...& bit0;
(b) Formula used for checking if cnti1 is equivalent to 0
ak[3:0] ∼=C mi[3:0] ⇒
((ak[3] xor mi[3]) nor (ak[2] xor mi[2])) and ;;not valid
((1 xor mi[1]) nor (0 xor mi[0]))∼=C0
Note: irs1 does not appear in the formula
(c) Reﬁned decrelrefined (see below) permit to obtain correct result
(ak[3:0] ∼=C mi[3:0]) and (ak[0]∼=C0) and (ak[1]∼=C1) ⇒
((ak[3] xor mi[3]) nor (ak[2] xor mi[2])) and ;;valid
((1 xor mi[1]) nor (0 xor mi[0]))∼=C0
Fig. 6.3: Reﬁning the decisions considered in a dd-check
The constants 1 and 0 are simpler to represent than the equivalent terms ak[1]
and ak[0]. Therefore, the constants replace those terms in the dd-check (see Fig.
6.3 (b)). But the formula in Fig. 6.3 (b) is not valid. Note that irs1 does not
appear in the formula even before replacing ak[1] and ak[0] by 1 and 0.
The calculation of decrel has to consider that
• only one representative may be used for terms of the same equivalence
class, i.e., the same vector of OBDDs is used and that
• decisions about the equivalence of a term (e.g., irs1 in Fig. 6.3 (a)) can
establish equivalences of some bits of another term (ak). Therefore, decrel
is also reﬁned if a term in a bit-selection is represented in the formula of
the dd-check by another term or by a dd-cutpoint.
The calculation of decrelrefined is given in equation 6.3.
decrelrefined = dec
rel ∧

 ∧
termi∈R
termi ∼=C repr(EqvClass(termi))


(6.3)
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The set R contains all terms or bit-selections of terms which satisfy:
• the term has been replaced by a term of the same EqvClass or by a dd-
cutpoint during formula construction, i.e., it is represented in the dd-check
by repr(EqvClass(termi)), and
• one of the terms in the conditions of the relevant CondBits is either equiv-
alent to the term or - if the term is a bit-selection - to the argument of the
bit-selection.
Fig. 6.3 (c) describes how the correct result is obtained using decrelrefined.
6.6 Reusing Results of a dd-check
The result of a dd-check is also used in the following symbolic simulation of
the remaining paths. It is likely that also in other paths a dd-check is invoked
again to verify the same formula, which should be avoided. The corresponding
decision diagram will be not built again since formulas are hashed as described in
section 6.2. However, detecting the equivalence of the two terms already during
simulation is more eﬃcient since this information can be used to detect other
equivalences and to avoid false paths.
The EqvClasses of the two terms tested for equivalence in the dd-check cannot
be uniﬁed directly: the dd-check veriﬁed their equivalence only concerning the
set of possible initial RegVals on a given path. Decisions resulting from case-
splits might be considered in the dd-check. Furthermore, terms can be replaced
by dd-cutpoints or by other equivalent terms for the construction of the decision
diagrams. The following conditions have to be satisﬁed to reuse the result of a
dd-check:
• the values of the CondBits considered in the dd-check must be the same,
• all terms which are replaced by the same dd-cutpoint in the dd-check are in
the same EqvClass, and
• if a term is replaced by another equivalent term in the dd-check then those
two terms must be once more in the same EqvClass.
These conditions and the equivalence they imply are the result of the dd-check.
Verifying if the conditions hold is fast during the following simulation of the
remaining paths, since only values of CondBits are reviewed and EqvClasses are
compared. The conditions are checked whenever
• one of the two terms compared in the dd-check is found,
• one of the terms (except constants) which must be equivalent to other
terms is found or its EqvClass is uniﬁed with another EqvClass, or
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• one of the CondBits considered is decided.
The EqvClasses of the terms compared in the dd-check are uniﬁed if the corre-
sponding conditions are satisﬁed.

Chapter 7
Experimental Results
Symbolic simulation has been applied to demonstrate computational equivalence
of descriptions at diﬀerent levels of abstraction:
• behavioral-rtl against behavioral-rtl: automatically constructed pipelined
processors are compared to the corresponding speciﬁcations of the DLX-,
Alpha,- and PIC-instruction set. The results in section 7.1 demonstrate
that our symbolic simulator copes with distinct orders of memory opera-
tions in the two descriptions to be compared;
• behavioral-rtl against structural-rtl: the veriﬁcation of a structural de-
scription of a microcontroller against two behavioral speciﬁcations is pre-
sented in section 7.2; furthermore, experimental results for the veriﬁcation
of pipelined DLX-processors with diﬀerent implementation details are re-
ported;
• rt-level against gate-level: descriptions at gate-level synthesized by the
Synopsys©R Design CompilerTM using the AlcatelTM MTC45000-library are
compared to speciﬁcations at behavioral rt-level.
Note that most of the experiments required a sequential veriﬁcation, e.g., equiv-
alence of the descriptions at gate- and rt-level is only given after several control
steps.
The scope of the veriﬁcation tool described in section 2.2 is larger than equiva-
lence checking. In particular, property veriﬁcation is another possible application
area, see section 2.7. First results about an application to another veriﬁcation
problem than equivalence checking are given in section 7.4 which describes reg-
ister binding veriﬁcation.
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7.1 Behavioral RTL against Behavioral RTL
The results of the veriﬁcation of four designs are given in Tab. 7.1. In all ex-
amples, a sequential speciﬁcation is compared with the corresponding pipelined
implementation. The speciﬁcations reﬂect a subset of the instructions of the
respective architecture, i.e., the Alpha-architecture from Digital [Cor92], the
DLX-architecture [HP96], and the PIC16C5X-processor from Microchip [Inc93].
The implementations were generated automatically from the speciﬁcations us-
ing a transformation tool developed at Darmstadt University of Technology
[Hin00, HER99, HRE99, EHR98, Hin98a, HRE00]. Note that there are consider-
able diﬀerences between our Alpha implementation and the processor produced
by Digital, e.g., concerning the number of pipeline stages. The TUD trans-
formation tool uses a small-set of correctness preserving transformations. The
descriptions are obtained automatically by gradual application of the transfor-
mations. Another application of the TUD transformation tool in addition to
pipeline synthesis is the automatic veriﬁcation of scheduling results in high-level
synthesis [EHR99].
Veriﬁcation of the pipelined designs was done using the ﬂushing approach of
[BD94], see section 4.1.3 and appendix 9.8. The two acyclic ﬁnite sequences to
be compared are generated automatically. No transition function is required as
in [BD94]. The behavioral description of the pipelined system consists of several
parts, called segments, which describe diﬀerent combinations of instruction stages
of the pipeline, i.e., the partially ﬁlled/ﬂushed pipeline or the full pipeline state.
All parts have to be veriﬁed using the ﬂushing approach. For example, 9 parts
are used to describe a DLX with 5 pipeline stages [Hin00]. The behavior of the
system if the stall-input is set or cleared, i.e., whether the pipeline is ﬂushed or
not is separately described for each part. Therefore, automatic generation of the
two sequences to be compared (section 4.1.3) is possible by setting the stall-input
accordingly and simply linking the relevant parts until the part describing the
empty pipeline is reached. An example is given in [Hin00].
Tab. 7.1 gives the veriﬁcation time, the number of instruction classes1, and
the total number of paths checked during the symbolic simulation of all parts of
the descriptions.2 Computational equivalence has been veriﬁed with respect to
the data memory, the register ﬁle, and the program counter.3 Measurements are
on a Sun Ultra II with 300 MHz.
The results demonstrate that the equivalence detection techniques described in
section 5.9 cope with distinct orders of memory operations in the two descriptions
to be compared. The sixth column shows in how many paths store-operations
1For example, the instruction classes of the DLX are direct and indirect alu-, load-, store-,
branch-, and jump-instructions.
2The veriﬁcation results for the diﬀerent parts are aggregated in Tab. 7.1. [Hin00] reports
the results for each part separately.
3The instruction memory is not written, i.e., veriﬁcation is trivial.
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are overwritten (section 5.9.3, pages 90 to 91). The number of paths with changed
order of the store-operations (section 5.9.3, pages 91 to 94) is given in the last
column. Paths with changed store-order are not considered in the sixth column
although stores may be overwritten in these paths, too.
The store-order in the DLX-example is always identical in the speciﬁcation
and in the implementation and no overwritten stores have to be considered.
The same results have been obtained for the veriﬁcation of the structural DLX-
descriptions, see section 7.2. The Alpha-example requires additionally detecting
overwritten store-operations. Consider two stores to the Alpha register ﬁle
with equivalent addresses, which are executed consecutively in the sequential
description. One of them is skipped if they are executed in diﬀerent instruction
stages which are parallelized by the synthesis tool. Note that the register ﬁle of
the DLX (respectively the data memory) is always written in the same instruction
stage.
Pipeline Instruction Veriﬁcation Total Paths with stores
Description
stages classes time paths overwritten changed order
DLX 5 6 46min 23s 1506698 - -
Alpha 3 10 7.84 s 2374 88 -
PIC 1 2 17 252.6 s 107655 3151 1741
PIC 2 2 17 379.6 s 161622 4338 5252
Tab. 7.1: Experimental results for behavioral rtl veriﬁcation
All techniques presented in section 5.9 are required to verify the two PIC-
examples. The store-order was changed signiﬁcantly in many paths after in-
troducing pipelining. The reason is the data memory mapping used by this
architecture, i.e., single registers are addressed in the same manner as registers
of the register ﬁle. Formal veriﬁcation has to consider the access to registers and
register ﬁle by a single memory model, see also [Hin00] and section 5.9. The
mapping makes synthesis (and veriﬁcation) more complicated since numerous
additional data conﬂicts have to be resolved. This is also demonstrated by the
higher complexity of PIC 2 compared to PIC 1. The only diﬀerence of PIC 1 is
that the STATUS-register is excluded from data mapping. Another reason for
the complexity of the PIC-examples compared to the Alpha- and DLX-example
(which have more pipeline stages) is the larger number of instruction classes.
The DLX-results reported in [RHE99] refer to a simpler DLX-description4 than
the results given in Tab. 7.1.
We veriﬁed the Alpha-example with the test for changed store-order switched
oﬀ and the DLX-example also without the checks for overwritten stores. Com-
putation time changed only less than one second, which demonstrates that the
overhead introduced by testing for complex read/store-schemes in the equiva-
lence detection is acceptable.
4The instruction stages are less parallelized and the description considers one instruction
class less.
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Only the veriﬁcation of the PIC-examples required dd-checks as described in
chapter 6 to demonstrate computational equivalence. The small set of transfor-
mations used during synthesis is considered by the other equivalence detection
techniques. The dd-checks in the PIC-example are only necessary to detect incon-
sistencies due to the varying length of the PIC instruction code.
Various implementation bugs of the synthesis tool have been revealed by the
symbolic simulator. These bugs did not concern the correctness of the transfor-
mations but only the implementation of the tool. One of the bugs which has been
detected during the veriﬁcation of the behavioral DLX-processor is illustrated in
the following example.
Example 7.1
The abbreviations in Fig. 7.1 denote the instruction stages of the DLX-pipeline,
i.e., instruction-fetch- (IF), decode- (ID), execute- (EX), memory- (MEM) and
write-back-stage (WB). The error occurs iﬀ an ALU-instruction uses both val-
R3←R1 aluop R2
LOAD R2,Y
LOAD R1,X IF ID EX MEM WB
IF ID EX MEM WB
IF ID / EX MEM WB
⇑
new value of R1 not available
Fig. 7.1: Implementation bug revealed
ues loaded by two directly preceding LOAD-instructions. The execution on
the initially generated system with pipelining is described in Fig. 7.1. The
ALU-instruction is stalled until the preceding LOAD-instruction has reached
the WB-stage. The ﬁrst LOAD-instruction terminates in the meantime. The
ALU-instruction has loaded in its ID-stage the old, wrong value of R1. But it is
not possible to forward the correct value in the EX-stage since the ﬁrst LOAD-
instruction has terminated by writing the value of R1 into the register-ﬁle. The
synthesis tool did not detect the data dependency in an older version. Solutions
to avoid this bug are to repeat the ID-stage during the stall or to add another
pipeline register.
A practical important advantage of the symbolic simulator is its good debugging
support.
Example 7.2
The following comments about a counterexample turned out to be helpful during
the experiments reported in this section:
• a complete description of the path in speciﬁcation/implementation in the
initial and/or the internal description language;
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• the last expressions assigned to the registers and memories with and/or
without backward-substitution of expressions assigned to RegVals;
• decisions performed at case-splits, i.e., the values of decided CondBits;
additionally, a list of the values of all CondBits, i.e., including conditions
not requiring a case-split;
• equivalence of RegVals/terms to constants;
• a summary how instructions are carried through the pipeline registers;
• inequivalences of EqvClasses.
The symbolic simulator provided also useful information for the improvement of
the synthesis tool after a successful veriﬁcation. Never taken branches of if-then-
else-clauses are reported after simulating symbolically all possible paths. These
branches are logically impossible and indicate redundancy of the control logic.
7.2 Structural RTL against Behavioral RTL
7.2.1 DLX-Processor Descriptions
Two implementations of a subset of the DLX processor [HP96] have been veriﬁed,
the ﬁrst from [HSG98], initially veriﬁed in [BD94], and a second one designed
at Darmstadt University of Technology.5 The second description contains more
structural elements, e.g., multiplexers and corresponding control lines required
for forwarding are given. Both examples have a 5-stage pipeline with branch-
predict-not-taken strategy.6
For both descriptions, acyclic sequences are generated by using the ﬂushing
approach of [BD94]; i.e., the execution of the inner body of the pipeline loop
followed by the ﬂushing of the pipeline is compared to the ﬂushing of the pipeline
followed by one serial execution. Diﬀerent from [BD94] (see also [Bur96]), our
ﬂushing technique guarantees that one instruction is fetched and executed in the
ﬁrst sequence. Otherwise it has to be communicated between the speciﬁcation
and the implementation if an instruction has to be executed on the sequential
processor or not (e.g., due to a load interlock in the implementation). [Bur96]
describes this as keeping the implementation and the speciﬁcation in sync. How
to generate the two ﬁnite sequences to be compared using the ﬂushing approach
of [BD94] is described for the second structural DLX-example in appendix 9.5.
5A slightly modiﬁed version of the second design has been veriﬁed, too, which is not dis-
cussed in the following. The only diﬀerence of the modiﬁed design is that branches are taken
in the EX-stage instead of the ID-stage.
6The separation of writing to and reading from the register ﬁle is modeled in LLS by an
additional segment for the register writing.
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Veriﬁcation is done automatically, only the (simple) correct ﬂushing schema,
guaranteeing that one instruction is fetched and executed, has to be provided
by the user. In addition, some paths are collapsed by a simple annotation that
can be used also for other examples. Forwarding the arguments to the ALU is
obviously redundant, if the EX-stage contains a bubble (NO OP) or a branch.
Unknown-terms are used in these cases, i.e., the value of the ALU-inputs is set
to a distinct unknown value, see section 5.8. The veriﬁcation remains complete,
because the EqvClasses of the ﬁnal RegVals to check would always be diﬀerent,
if these ﬁnal RegVals depend on one of the distinct unknown-terms. Note that
veriﬁcation has been done for both examples also without this annotation, but
with ≈ 90% more paths to check.
aver. time
Version paths
per path
total time
DLX from [HSG98] 310,312 12.6 ms 1h 5min 13s
DLX with multiplexers 259,221 19.5 ms 1h 24min 14s
Tab. 7.2: Experimental results for structural DLX veriﬁcation
Two errors introduced by the conversion of the data format used by [HSG98]
and several bugs in our hand crafted design have been detected automatically
by the symbolic simulator. Veriﬁcation results of the correct designs are given
in Tab. 7.2. Measurements are on a Sun Ultra II with 300 MHz. Note that
the more detailed and structural description of the second design does not blow
up veriﬁcation time: increase of the average time per path is acceptable. The
number of paths remains nearly the same (even decreases slightly due to a minor
diﬀerent realization of the WB-stage).
Verifying the DLX-examples does not require dd-checks. The pipelined im-
plementations can be derived from the sequential speciﬁcations with exception
of the multiplexers in the second design mostly by scheduling and without, e.g.,
considering bit-vector arithmetic operations, see also the DLX-example in section
7.1. Verifying examples like the DLX is not the main intention of our approach
since the capabilities of the symbolic simulator are only partly used. But they
demonstrate that also control logic with complex branching can be veriﬁed by
symbolic simulation.
7.2.2 Microprogram-Control with and without
Cycle Equivalence
In this example, two behavioral descriptions of a simple architecture with mi-
croprogram control are compared to a structural implementation. The micro-
program control is performed in both behavioral descriptions by simple assign-
ments and no information about the control of the datapath-operations, e.g.,
multiplexer-control is given. The structural description of the machine contains
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an ALU, 7 registers, a RAM, and a microprogram ROM. All multiplexers and
control lines required are included. The two behavioral descriptions diﬀer in the
number of cycles for execution of one instruction:
• the ﬁrst is cycle equivalent to the structural description; i.e., the values
of the registers are equivalent in every step. The description consists of a
”big” if-then-else-clause where every branch considers the microprogram-
step for a distinct value of the microprogram counter. The ﬁnite sequences
to be compared are simply the respective loop-bodies describing one micro-
program step;
• the second behavioral description is less complex than the ﬁrst and more in-
tuitive for the designer. It contains an instruction fork in the decode phase.
No cycle equivalence is given. Therefore, the sequences to be compared are
the complete executions of one instruction, i.e., a sequential veriﬁcation is
necessary. The only annotation of the user concerns the constant value of
the microprogram counter in the structural implementation, that indicates
the completion of one instruction. Furthermore, the number of cycles to
simulate has to be provided. Appendix 9.5 describes the ﬁnite sequences
to be compared and the annotations in more detail.
The ROM is represented by one multiplexer with constant inputs. In this exam-
ple, the read/write-schema used also by SVC would not work, since the ROM
has constant values on all memory-places. The ROM accesses and the other mul-
tiplexers would lead to term-size explosion if they are interpreted as functions
(canonizing!) by formula based techniques, see section 3.3. The same holds if
they are considered as if-then-else-clauses, since symbolic simulation goes over
several cycles in this example.
Example paths* dd-checks false paths time
with cycle equivalence 291 56 39 24.53s
diﬀerent number of cycles 123 41 16 19.58s
* including false paths
Tab. 7.3: Experimental results for microprogram-controller veriﬁcation
Results are given in Tab. 7.3. Measurements are on a Sun Ultra II with
300 MHz, veriﬁcation times include the construction of decision diagrams. The
third column indicates how often the dd-checks of chapter 6 are used either to
demonstrate equivalence or to detect an inconsistent decision, i.e., one of the false
paths reported in the fourth column is reached. Mainly bit-selections from the
ALU-output caused dd-checks, i.e., application of bit-vector arithmetic has to be
revealed. The in principle more diﬃcult veriﬁcation without cycle equivalence
requires less paths since the decisions in the behavioral description determines
the path in the structural description.
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Verifying the designs requires an unnecessarily great number of paths, if the
value of intermediate carriers7 or registers representing single bit control signals
is not decided. These control signals appear frequently in complex conditions.
Often the value of those conditions cannot be determined if the control signals
are not equivalent to either 0 or 1. The following case-split leads frequently to an
inconsistent decision which has to be revealed by a dd-check. Therefore, a decision
about the value of the single bit control signals is forced instead of case-splitting
at the complex conditions. This is achieved by transforming automatically during
pre-processing, for example, ctrl←a or b; to ctrl←if a or b then 1 else
0. Again, no insight into the automatic veriﬁcation process is required.
7.3 Gate-level against RT-level
Two types of examples have been examined, a simple read/write-architecture
(RWA), which takes three cycles to execute an instruction and a more complex
architecture with microprogram control (MPA). Two speciﬁcations of the sec-
ond architecture without cycle equivalence are given; only the ﬁrst is used for
synthesis; therefore, it is cycle equivalent to the synthesis result. Veriﬁcation
of the gate-level implementation against the other speciﬁcation without cycle
equivalence requires a sequential veriﬁcation since the complete execution of an
instruction has to be compared.
The gate-level descriptions of both examples are generated using the Synopsys©R
Design CompilerTM with the AlcatelTM MTC45000-library. All memory opera-
tions are replaced by assignments to interfaces before synthesis, see appendix
9.4. Equivalence of memory operations on these ports has been veriﬁed accord-
ing to [RHE99], too. The automatic compilation of the synthesis results into our
internal description language is described in appendix 9.4. All transformation
steps are summarized for the MPA example in appendix 9.9.
The MPA synthesis result comprises 927 standard cells, two arithmetic units,
and one incrementer. The standard cells except the arithmetic blocks and the
memory are broken internally into basic Boolean functions with up to 4 inputs,
see section 5.2 and appendix 9.4.
Tab. 7.4 summarizes the results. All our measurements are on a Sun Ultra II
with 300 MHz. Four equivalence checks have been performed:
(1) one cycle RWARTL against one cycle RWAgate;
(2) one instruction (3 cycles) RWARTL against one instruction RWAgate (with
also 3 cycles);
(3) one cycle synthesizable speciﬁcation MPARTLcycle against one cycle MPA
gate;
7They are represented as simulation-cutpoints and considered during simulation as ”artiﬁ-
cial” RegVals, see appendix 9.3.
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(4) one instruction with m ≤ 8 cycles in the non-synthesizable speciﬁcation
without cycle equivalence MPARTLnon−cycle against one instruction in MPA
gate
with n ≤ 10 cycles ; m and n depend on the instruction and may be
diﬀerent.
cycles Veriﬁcation
check number spec impl time dd-checks
(1) RWA (one cycle) 1 1 1.7s -
(2) RWA (one instruction) 3 3 5.5s -
(3) MPA (with cycle-equiv.) 1 1 74 s 13
(4) MPA (w/o cycle-equiv.) ≤8 ≤10 786 s 92
Tab. 7.4: Experimental results for rtl⇔gate-level veriﬁcation
The veriﬁcation time given in Tab. 7.4 increases for both designs acceptably with
the number of sequential steps simulated. Especially the last check would lead
to term-size explosion if a formula is built in advance and evaluated afterwards,
since the whole gate-level expressions of a cycle represent the arguments in the
next cycle. The number of dd-checks performed during symbolic simulation is
given in the ﬁfth column of Tab. 7.4.
Example 7.3
The following equivalences had to be revealed by dd-checks during the veriﬁcation
of the MPA-example. 0/1 stand for complex terms which have been detected in
this path previously to be equivalent to 0/1:
• absorption, e.g.,
bit31 & (not (1 nand (((AK[30] and 1) or 0) nand MI[30]))) nand
(0 nor ((AK[30] and 1) or 0)) & ... & bit0
∼=C AK
• Boolean datapath-operations on bit-vectors, e.g.,
bit31 & 1 nand ((1 and (MI[30] xor AK[30])) nor 0) & ... & bit0
∼=C ((vnot AK) vand MI) vor (AK vand (vnot MI))
where vand etc. are Boolean operations on bit-vectors;
• the examples in Fig. 6.1, 6.2, and 6.3.
All extensions of the dd-checks described in section 6.4 are used, which are not
necessary for the experiments reported in the previous sections.
Example (4) was also checked using only vectors ofOBDDs at the end of a path.
The information of the other equivalence detection techniques of chapter 5 was
not evaluated in contrast to the experiments reported in Tab. 7.4. Veriﬁcation
ran out of memory.
Veriﬁcation was automatic, the only user-annotations concern the completion
of an instruction for check (2) and (4) and the designation of the 3 (RWA)
respectively 5 (MPA) control registers for intermediate dd-checks (section 6.4).
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7.4 Example of Further Applications:
Register Binding Veriﬁcation
Register binding veriﬁcation is an example of the application of the symbolic
simulator to another veriﬁcation problem than equivalence checking. The ap-
proach presented ﬁrst in [Bla00, BRHE00] combines symbolic simulation and
model checking. A brief overview is given in the following.
Register binding determines how several variables of a design can share a
common register to minimize costs. A register binding is correct if no conﬂicts
of variables mapped on the same register exist. A conﬂict occurs if the value of a
variable is overwritten before it was referenced the last time. Binding algorithms
utilize that conﬂicts on logically impossible paths are irrelevant.
Conﬂicts can be expressed as CTL formulas [EC80] which are checked by means
of symbolic model checking [BCL+94]. As all techniques which depend on state
space exploration, symbolic model checking faces the problem that the number
of states grows generally exponentially with the number of storage elements,
see section 3.5. A solution to the state explosion problem for register binding
veriﬁcation is to abstract all data operations, particularly bit-vector operations.
Counterexamples given by the model checker may be false negatives due to this
abstraction, e.g., if the control ﬂow depends on arithmetic bit-vector operations.
Therefore, a reduced description with the marked conﬂict paths is generated and
symbolically simulated. The symbolic simulator uses no abstraction and can
determine by checking a monitor-register if one of the conﬂict paths is possible,
i.e., if the register binding is in fact not correct.
Example 7.4
The variables RADDR1 and RADDR2 in Fig. 7.2 (a) are mapped onto the same
register REG. Both variables can be assigned (GEN) in segment L1 and used in
the subsequent segment L2 (USE).
A conﬂict would occur, if one of the branches in L1, where RADDR1 is assigned,
is reached and then the then-branch of L2 is taken, where RADDR2 is used (and
vice versa). But all conﬂict paths are logically impossible. For example, if the
ﬁrst branch in L1 is taken, then P[0:1]∼=C00 holds and P[0]∼=C0 is assigned to Z.
The then-branch of L2 with the conﬂict cannot be reached since Z is equivalent
to 0. The register binding is correct since all other conﬂicts are on logically
impossible paths, too. The model checker cannot identify the contradictions due
to the data abstraction. Therefore, the description in Fig. 7.2 (b) is generated to
verify the conﬂicts by symbolic simulation. Note that the description to simulate
is not reduced in this example since conﬂicts are detected by the model checker
in all branches.
Two monitor registers REG and CHECK are added in Fig. 7.2 (b). REG is set
to the same value as RADDR1 or RADDR2 whenever they are assigned. Each time
one of the variables RADDR1 and RADDR2 is used, it is tested if the value of the
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(a) LLS description
L0: (IR←INC(DATA));
(P[0:1]←IR[0:1]);
L1;
L1: IF P[0:1]=00 THEN
(ADDR←ADD(STACK,OFF1));
(RADDR1←STACK); – GEN RADDR1
(Z←P[0]);
ELSIF P[0:1]=10 THEN
(ADDR←INC(STACK));
(RADDR1←STACK); – GEN RADDR1
(Z←P[1]);
ELSIF P[0:1]=01 THEN
(ADDR←OFF1);
(RADDR2←ADDR); – GEN RADDR2
(Z←P[1]);
ELSE
(ADDR←00000000);
(RADDR2←ADDR); – GEN RADDR2
(Z←P[0]);
ENDIF;
L2;
L2: IF Z THEN
(MADDR←ADDR);
(RADDR←RADDR2); – USE RADDR2
ELSE
(MADDR←ADD(ADDR,OFF2));
(RADDR←RADDR1); – USE RADDR1
ENDIF;
L0;
(b) Implementation for
symbolic simulation
(CHECK←0);
(IR←INC(DATA));
(P[0:1]←IR[0:1]);
IF P[0:1]=00 THEN
(ADDR←ADD(STACK,OFF1));
(RADDR1←STACK, REG←STACK);
(Z←P[0]);
ELSIF P[0:1]=10 THEN
(ADDR←INC(STACK));
(RADDR1←STACK, REG←STACK);
(Z←P[1]);
ELSIF P[0:1]=01 THEN
(ADDR←OFF1);
(RADDR2←ADDR, REG←ADDR);
(Z←P[1]);
ELSE
(ADDR←00000000);
(RADDR2←ADDR, REG←ADDR);
(Z←P[0]);
ENDIF;
IF Z THEN
(MADDR←ADDR);
(RADDR←RADDR2,
CHECK←CHECK or VIOLATE(RADDR2,REG));
ELSE
(MADDR←ADD(ADDR,OFF2));
(RADDR←RADDR1,
CHECK←CHECK or VIOLATE(RADDR1,REG));
ENDIF;
(c) Speciﬁcation for symbolic simulation
(CHECK←0);
RADDR1 and RADDR2 are supposed to be mapped onto the same register.
Figure taken with slight modiﬁcations from [Bla00]. The example is taken
from [ABRM98] and [Ber91].
Fig. 7.2: Example for register binding veriﬁcation
variable and REG are equivalent. VIOLATE supplies 0 iﬀ both RegVals are in the
same EqvClass. A conﬂict is possible if a path is simulated where CHECK is set
to 1 at least once.8 This is tested by checking computational equivalence to the
speciﬁcation in Fig. 7.2 (c) containing only an initialization of CHECK to 0; i.e.,
the veriﬁcation problem is reduced to an equivalence check, see also section 2.7.
Note that the special case is considered, where the same value is assigned to both
variables and, therefore, a conﬂict is irrelevant.9
No false negatives are produced. The technique is currently limited by conﬂicts
8The disjunction prevents resetting CHECK.
9For example, RADDR1 is assigned to REG and then RADDR2 is used. Mapping onto the same
register does not lead to an erroneous behavior, if the values of RADDR1 and RADDR2 are not
distinguishable, i.e., the RegVals are equivalent.
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encountered in loops. Correctness is guaranteed in these cases only for the se-
quential depth of the symbolic simulation. However, if no conﬂicts in loops are
detected by the model checker then the binding is guaranteed to be correct for
an arbitrary sequential depth, see [Bla00, BRHE00].
Applying model checking previously instead of using only symbolic simulation
has two advantages. The descriptions to be simulated symbolically are reduced;
i.e., branches where model checking reasoning on the simpler abstraction model
does not encounter conﬂicts need not be taken into consideration. Furthermore,
symbolic simulation reasons about a ﬁnite number of steps while model checking
can consider, e.g., an arbitrary number of loop iterations.
Veriﬁcation is performed automatically, and is independent of the applied reg-
ister binding technique.
Chapter 8
Conclusion
A new approach for the automatic formal veriﬁcation of digital systems by sym-
bolic simulation is presented. Experimental results demonstrate the applicability
to sequential equivalence checking at diﬀerent levels of abstraction although our
examples are still not nearly as complex as commercial designs. The equiva-
lence of structural descriptions at rt-level with implementation details and their
corresponding behavioral speciﬁcations is demonstrated. Gate-level results of a
commercial synthesis tool are compared to speciﬁcations at behavioral or struc-
tural rt-level. The speciﬁcation need not be synthesizable nor cycle equivalent
to the implementation. The symbolic simulator supports a diﬀerent number of
control steps in the two descriptions to be compared. Automatic equivalence
checking is independent of the speciﬁc synthesis tool and copes also with manual
modiﬁcations by the designer.
Symbolic values are used for registers and memories instead of test-vectors to
permit a complete veriﬁcation. Simulation is guided along valid, i.e., logically
consistent paths in the descriptions. Indeterminate branches, that depend on
initial register or memory values, are considered by case splits to check for an
arbitrary control ﬂow. Several register assignments along a valid path are explic-
itly distinguished instead of rewriting the register with the expressions assigned
to it. Therefore, term-size explosion is avoided.
In contrast to previous approaches, symbolic terms are never modiﬁed during
simulation, e.g., by canonizing or rewriting them. No unique representation is
required. Instead, the results of the equivalence detection techniques are marked
at equivalence classes. This permits a ﬂexible use of an open library of diﬀerent
equivalence detection techniques in order to ﬁnd a good compromise between
accuracy and speed. New techniques can easily be added to this hierarchical
equivalence detection organized according to the principle of Hennessy and Pat-
terson [HP96]: ”Make the common case fast”.
An eﬀective combination of symbolic simulation and decision diagrams was
implemented which permits detecting corner-cases of equivalence. Only small
parts of the veriﬁcation problem are reﬂected by decision diagrams since the
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results of the other equivalence detection techniques are used. Therefore, graph
explosion is avoided and a sequential veriﬁcation of a design at gate-level against
a speciﬁcation at rt-level is possible. Furthermore, functions that are worst-case
exponential with OBDDs, e.g., multiplication can be left uninterpreted during
the decision diagram based checks.
Symbolic simulation has to cope with memories of arbitrary size. Modeling
memory access by array operations solves the size problem, but makes the de-
tection of equivalent array operations necessary in order to capture the function-
ality of the memory. A reasoning process about the relationships of addresses
is required, since they can be arbitrary symbolic terms. Collecting equivalent
symbolic terms in equivalence classes permits to establish a fast address compar-
ison for our equivalence detection method. The new technique makes possible an
eﬃcient automatic equivalence checking of descriptions with complex reorderings
of memory operations.
A future application of the symbolic simulation approach to property veriﬁ-
cation is proposed. First results are given for the example of register binding
veriﬁcation.
An important advantage of the tool is the good debugging support. Meaningful
information about a counterexample can be provided by a technique which is
intuitive to the designer: simulation ”is a natural way engineers think”.
Chapter 9
Appendix
Appendix 9.1 to 9.3 present additional transformations performed by the FDS-
to-EDS compiler during pre-processing which are not described in section 4.1.4
to 4.1.5. Appendix 9.4 gives a brief overview of the translator which permits to
verify synthesis results from the Synopsys©R Design CompilerTM in VHDL-format.
Appendix 9.5 discusses two examples (DLX and microprogram architecture)
for annotations of descriptions in LLS to generate the acyclic ﬁnite sequences
for symbolic simulation as described in section 4.1.3.
Section 9.6 summarizes the functions supported by the symbolic simulator.
The tables in appendix 9.7 describe the properties of EqvClasses, CondBits,
Term Representatives, and RegVals. Appendix 9.8 summarizes the approach of
[BD94] for veriﬁcation of systems with pipelining, see also section 4.1.3. The
transformation steps for the veriﬁcation of the MPA example in section 7.3 are
illustrated in appendix 9.9. Finally, appendix 9.10 lists some implementation
details which have been tested and rejected, or which have been improved during
the development of the symbolic simulator.
9.1 Extracting ITE-Clauses in Functions
Arguments of functions can contain if-then-else-clauses in LLS. Fig. 9.1 (b) gives
an example for the behavioral description of the multiplexer/adder-combination
shown in Fig. 9.1 (a).
If-then-else-clauses describe mostly the control part of a description. If their
condition cannot be decided but depends on the initial RegVals then a case-
split should be performed during symbolic simulation. Otherwise equivalence
detection fails too often since no equivalent terms exist mostly if the arguments
contain symbolic if-then-else-clauses with conditions that are not decided.
Performing the case-split during symbolic simulation while tracing the ar-
guments of functions is not eﬃcient with regard to the simulation speed. A
backtracking of the symbolic simulation would become necessary if parallel as-
signments have to be considered or if a function has more than one argument.
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(a)
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MUX1



c and b
a
(not c)


x
y


m
n


k
l



+ reg
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(b)
reg ←add( (if (not c) then l else k),
(if a then n else m),
(if (c and b) then y else x) );
(c)
reg ←
if (a and (not c)) then add(l,n,x);
elsif (a and c and b) then add(k,n,y);
elsif (a and c and (not b)) then add(k,n,x);
elsif ((not a) and (not c)) then add(l,m,x);
elsif ((not a) and c and b) then add(k,m,y);
else add(k,m,x);
Fig. 9.1: Extracting if-then-else-structures in arguments
Furthermore, determining the point of a case-split becomes complex when sav-
ing and restoring the context. Finally, the same case-split may be required for
more than one argument of a function. For example, the value c is used in the
condition of two arguments in Fig. 9.1 (b).
Therefore, all if-then-else-clauses in arguments of functions are extracted dur-
ing pre-processing. The conditions of the arguments are collected ﬁrst and then
the appropriate if-then-else-clause is built. Fig. 9.1 (c) shows the result. The
new conditions in Fig. 9.1 (c) are conjunctions of the conditions in Fig. 9.1
(b). These conjunctions are often simpliﬁed. Impossible branches are omit-
ted. For example, the add-term in Fig. 9.1 (b) contains three conditions which
would lead to 23 = 8 diﬀerent branches. But the combinations add(l,m,y) and
add(l,n,y) are not possible since not(c) and c and b cannot be satisﬁed both.
Such mutual exclusions have to be considered already during the extraction of
the conditions to avoid case-explosion. For example, if each of the three inputs of
the adder would depend on which of 8 possible operation codes is valid, then this
leads to 38 = 6561 combinations although only 8 cases have to be distinguished.
Therefore, conditions are compared already during the extraction.
Some Boolean simpliﬁcations are included in the FDS-to-EDS compiler. Op-
tionally, the more powerful Simple-tool [HRE00] can be used which performs
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false-path elimination and simpliﬁcation of sequential acyclic descriptions with
complex branching logic. This tool copes with sequentially dependent branch-
ing conditions involving bit-vector expressions. Note that if the Simple-tool has
already been used to optimize the description in IDS-format then the built-in
Boolean simpliﬁcations of the FDS-to-EDS compiler are generally suﬃcient. A
repeated application of the Simple-tool is redundant in this case. The same holds
for structural descriptions which have been simpliﬁed previously, e.g., the results
of commercial synthesis tools.
9.2 Representatives for Terms
Every distinct term and subterm is replaced during pre-processing for technical
reasons by an arbitrary chosen distinct variable called Term Representative. A
new Term Representative is introduced for each term where the function type or
at least one argument is distinct, e.g., pcs1+2 and pc
s
2+2 are distinguished. Term
Representatives are introduced for each subterm.
Example 9.1
The Term Representatives repr1 to repr4 are introduced for the term assigned
to reg in Fig. 9.2. Note that bit-selections, e.g., a[0:5] are also interpreted as
functions.
reg←(a[0:5]>>2)+(x<<c);
⇓
reg←repr1;
representative associated with
repr1 repr2+repr4
repr2 (repr3>>2)
repr3 a[0:5]
repr4 (x<<c)
Fig. 9.2: Introduction of representatives for terms
The introduction of Term Representatives is only an implementation decision.
They permit to manage the properties of a term, e.g., its EqvClass or if the term
has already been detected on a path.
9.3 Miscellaneous Modiﬁcations
The major miscellaneous modiﬁcations are described in the following:
• if-then-else-clauses in conditions of other if-then-else-clauses are extracted,
see. Fig. 9.3;
• LLS permits to declare LLS-Macros which represent an expression with-
out register assignments. Each LLS-Macro in the descriptions is simply
replaced by the corresponding expression;
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if (if c1 then c2 else c3)
then reg←x;
else reg←y;
becomes
if c1
then if c2
then reg←x;
else reg←y;
elsif c3 then reg←x;
else reg←y;
Fig. 9.3: Extracting if-then-else-clauses in conditions
• simulation-cutpoints (not to be confused with dd-cutpoints described in
section 6.2) can be introduced if a LLS-Macro is used more than once to
avoid multiple evaluation of the corresponding expression on the same path.
The expression is assigned to the simulation-cutpoint before the ﬁrst use of
the LLS-Macro in the description, see Fig. 9.4. The simulation-cutpoint is
if c<5 then xi1←0; else xi1 ←1;
· · ·
simcuti2:= if a
i
1 xor b
i
1 then e else f;
if (xi1 or (simcut
i
2<10) or (simcut
i
2>15)) then . . .
Fig. 9.4: Example of a simulation-cutpoint
interpreted in the following as an “artiﬁcial” register, which is used for the
LLS-Macro-expression. This expression is only evaluated if the simulation-
cutpoint is used in fact on the actual path. For example, the expression
assigned to simcuti2 in Fig. 9.4 is not examined if x
i
1 is equivalent to 1.
Simulation-cutpoints are introduced before indexing the RegVals (see sec-
tion 4.1.4) since generally their expressions contain registers. Therefore,
their diﬀerent values have to be distinguished by indexing, too. Note that
the introduction of simulation-cutpoints is optional. They are redundant if
the expression can be represented by a single Term Representative since it
contains no if-then-else-clause;
• one-bit registers or simulation-cutpoints (see above) at rt-level are often
part of the control of the design. Forcing a decision about whether they
are equivalent to 0 or 1 can be advantageous to detect equivalences of terms
using this control register as argument, see also section 7.2.2. This is done
by replacing an assignment
onebitreg←Boolean expression by
onebitreg←if Boolean expression then 1 else 0
This transformation is optional;
• the least signiﬁcant bit (LSB) has to stand on the left in the descriptions;
otherwise time-consuming transformations are necessary during symbolic
simulation in order to use the TUDD-package including its extension for
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OBDD-vectors. Furthermore, the LSB must have the index 0. If these
conditions are not satisﬁed then the necessary modiﬁcations concern mainly
bit-selections of the register.
Example 9.2
If a register is deﬁned initially with LSB right and an index [4:10], then
the following transformations are necessary during pre-processing:
– r[8] becomes r[2]
– r[5:6] becomes r[4:5]
Note that successive bit-selections, e.g., (a[3:7])[1:2] can make these
transformations complex;
• if-then-else-clauses in expressions assigned to registers are extracted, e.g.,
reg←if a then b else c is transformed to if a then reg←b else reg←c
This transformation is not considered in Fig. 9.1 (c) of appendix 9.1;
if-then-else-clauses in simulation-cutpoints are not extracted, i.e., the as-
signment to simcuti2 in Fig. 9.4 is not modiﬁed;
• the control of a multiplexer (see section 5.4) can consist of comparing an
expression to constants. The single control lines are extracted if the expres-
sion is a concatenation and the number of concatenation operations corre-
sponds with the multiplexer size. For example, the control lines obtained
from c&b&a for a 8:1 multiplexer are c, b, and a. Otherwise bit-selections
are necessary to obtain the single control lines, e.g., (a+b)[2], (a+b)[1],
and (a+b)[0];
• LLS distinguishes whether the data inputs of multiplexers are single bits
or bit-vectors, which is not required for symbolic simulation;
• Boolean functions in LLS have only two arguments while the number of
arguments is not restricted by the symbolic simulator. Successive applica-
tions of the same Boolean function are transformed into a single applica-
tion. For example, (and (and a b) c) becomes (and a b c) to reduce
the number of function calls during symbolic simulation;
• all CondBits with a mutual exclusive condition are determined during pre-
processing for each CondBit. If the value of a CondBit is set true during
symbolic simulation then the value of all CondBits with a mutual exclusive
condition is set false;
• array operations are performed in LLS by using the SELSLICE2 function;
they have to be transformed to read- and store-operations as described
in section 4.1.5;
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• constant bit-vectors are represented internally by integers; the length of
the initial bit-vector need not be notiﬁed: a constant is either compared or
assigned to a term or a RegVal ; their length is available during symbolic
simulation. Compatibility of the bit-vector length is checked during pre-
processing;
• the concatenation is expressed recursively, i.e., X & Y & Z in VHDL is
expressed as (CAT X (CAT Y Z) in IDS, see also section 5.6;
• the information about parallel or sequential execution of assignments is
removed after indexing the RegVals, see section 4.1.4;
• some functions are expressed by other functions, e.g., a left-shift shifting
in 1 is transformed into a combination of bit-selection and concatenation
lsh(a,1) → a[30:0]&1;
• other minor syntactic transformations.
9.4 The SYN2IDS Translator
The SYN2IDS translator takes as input the standard-cell/gate-level results of
the Synopsys©R Design CompilerTM using the AlcatelTM MTC45000-library.1 The
output is in IDS-format, see section 4.1.2. Only a subset of the output format
of the Synopsys©R Design CompilerTM is supported.2
The standard cells, e.g., an AO2-cell are currently broken during pre-processing
using basic Boolean functions, i.e., (A and B) nor (C and D). Simulation speed
can be optimized by providing specialized equivalence detection routines for those
standard cells, too.
Speciﬁc equivalence detection techniques exist already for a subset of the
(generic) arithmetic blocks of the DesignWare©R-library used by the Synopsys©R
Design CompilerTM. The synthesis output comprises the entities and archi-
tectures of the arithmetic blocks generated,3 which are not translated by the
SYN2IDS translator. A behavioral description of those arithmetic blocks is used
instead. For example, an adder without carry is simply described as (addmod
a b) without considering the structural description of the adder. Equivalence
of the structural implementation of the arithmetic blocks and the behavioral
description can be demonstrated, e.g., using OBDDs.
The single bits of a register can be recognized in the gate-level description since
the ﬁrst part of the names of the respective signals is identical to the register
name. For example, PC reg 7 label is the eighth bit of the register PC. Those
1The SYN2IDS translator can easily be extended to support other libraries or additional
standard cells.
2For example, not all components of the DesignWare©R-library are supported.
3Using the AlcatelTM MTC45000-library.
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bits are concatenated in the IDS-format to a single term which is assigned to the
respective register.
Example 9.3
Fig. 9.5 describes the transformation for the register PC implemented by eight
D-Flipﬂops. The proxies term(n569), term(n570) etc. in Fig. 9.5 represent the
corresponding Boolean terms or outputs of standard cells assigned to the signals
n569, n570 etc. The output signals Q and QN are replaced in the descriptions by
bit-selections of the register, e.g., PC 7 port and net27 are replaced by PC[7]
and not(PC[7]).
PC reg 7 label : FD1M port map(CP=>CLK, D=>n569, Q=>PC 7 port, QN=>net27);
PC reg 6 label : FD1M port map(CP=>CLK, D=>n570, Q=>PC 6 port, QN=> net28);
....
PC reg 1 label : FD1M port map(CP=>CLK, D=>n578, Q=>PC 1 port, QN=>n496);
PC reg 0 label : FD1M port map(CP=>CLK, D=>n579, Q=>PC 0 port, QN=>n495);
becomes
PC <- term(n569) & term(n570) & ... term(n578) & term(n579);
Fig. 9.5: Concatenation of register bits by the SYN2IDS translator
Memories are not synthesized by the Synopsys©R-tool in our experiments. All
memory-operations are replaced by assignments to interfaces before synthesis
instead. The interfaces used for memory operations are
• the address-ports,
• the IN-, OUT-, or INOUT-data ports, and
• the write-enables.
Replacing read-operations by those interfaces before synthesis can be complex
only for behavioral descriptions since the address has to be assigned before the
value read is used.
Although memories are not synthesized, equivalence of memory operations on
the memory-ports is veriﬁed according to [RHE99], too. Verifying an imple-
mentation against a speciﬁcation with distinct order of memory operations as
described in section 5.9 is possible at gate-level, too. The user has to declare in
our prototype-version the memory-ports before translation (i.e., which signals are
the address lines etc.) and the SYN2IDS translator generates the corresponding
read- or store-operations for veriﬁcation.
Translation is automatic, only the memory ports have to be denoted by the
user.
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9.5 Examples for Annotations to Generate
Finite Sequences
Two examples for annotations of a description in LLS to generate the acyclic
ﬁnite sequences for symbolic simulation as described in section 4.1.3 are given in
the following.
Microprogram-architecture example
Fig. 9.6 and 9.7 demonstrate how the user can indicate the completion of an
instruction in the implementation of Example 4.2 (section 4.1.3). The same an-
notations are necessary for the veriﬁcation of the second example in section 7.2.2.
Equivalence of a structural description of an architecture with microprogram con-
trol and the corresponding behavioral speciﬁcation is checked in this example.
No cycle equivalence is given. Therefore, the sequences to be compared are the
complete executions of one instruction.
Speciﬁcation Implementation




behavioral
speciﬁcation
instr fetched←0;
mad←2; annotated implementation
instr fetched←1; annotated implementation
· · ·



if mad=2 and instr fetched
then STALL;
else structural description of implementation
· · · annotated implementation annotated implementation
Fig. 9.6: Sequences to be compared for microprogram example
The execution of an instruction in the implementation of this microprogram-
architecture takes depending on the instruction 8 to 10 cycles. Therefore, the
description of the implementation is replicated according to the maximum num-
ber 10 times. The completion of an instruction has to be deﬁned previously by
an annotation. Only the annotation of one replicate is shown in the right-hand
side of Fig. 9.6, the other copies (annotated implementation) are identical.4 Ini-
4Many diﬀerent annotations are possible to achieve the same result as in Fig. 9.6. For
example, no annotation is required in the ﬁrst cycle of the implementation. However, Fig. 9.7
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tially, instr fetched is cleared. Each instruction starts with the microprogram
counter mad=2 which is reached again after terminating the previous instruction.
instr fetched is set after fetching the ﬁrst instruction. The if-then-else-clause
evaluating instr fetched prevents fetching an additional instruction if the ﬁrst
instruction takes less than 10 cycles, i.e., mad=2 is reached again. The then-
branch with the STALL is taken in this case, i.e., the register values are not
changed in the remaining cycles. A replication of the behavioral speciﬁcation is
not necessary since it comprises one complete instruction.
Fig. 9.7 describes the annotations added to the LLS-description of the imple-
mentation. The design is described in the segment body of La. The sequence to
simulate is given in the ﬁrst two lines on the right-hand side. The segment La is
used 10 times since this is the maximum number of cycles for the execution of an
instruction. The auxiliary register instr fetched is introduced to consider that
some instructions take less than 10 cycles. It is cleared/set in L init/L mark to
indicate whether an instruction has been started or not.
Implementation before annotations
La: structural description
Implementation after annotations
Segments to simulate:
L init, La, L mark, La, La, La,
La, La, La, La, La, La
L init: instr fetched←0;
mad←2;
L mark: instr fetched←1;
La: if (mad=2) and instr fetched
then STALL;
else structural description
Fig. 9.7: Annotations to generate the sequence to be simulated
DLX-Example
Section 7.2.1 gives experimental results for the veriﬁcation of a structural DLX-
description designed at Darmstadt University of Technology against a description
of the DLX-instruction set. Section 4.1.3 describes how to generate for pipelined
systems in general the two ﬁnite sequences to be compared according to the
approach of [BD94]. The annotations required for symbolic simulation of the
given DLX-example are discussed in the following.
The speciﬁcation consists of ﬂushing the pipeline followed by one serial execu-
tion. The implementation comprises fetching an instruction in the inner body of
the pipeline loop followed by ﬂushing the pipeline. Flushing the structural pro-
cessor description is not automatic as for the behavioral descriptions presented in
section 7.1 since the diﬀerent states of the pipeline are not described separately.
demonstrates that replicating the same annotation is simpler for the user.
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Only one structural description is given which subsumes all pipeline states. The
number of cycles to simulate symbolically for ﬂushing depends on possible stalls.
9 false negatives occurred due to incorrect ﬂushing. These errors are more or
less hard to consider in advance, but the equivalence checker identiﬁed the non-
considered cases and correcting the ﬂushing was simple. Note that the designer
needed no insight in the veriﬁcation process but only in his own design.
The improvements led to the ﬂushing scheme sketched below. 4 cycles are
required to ﬂush a 5-stage pipeline without stalls.
Example 9.4
Fig. 9.8 shows one of the cases with two load-interlocks, where ﬂushing takes
more than 4 cycles.
LOAD R4,(400)R3
LOAD R3,(400)R2
LOAD R2,(400)R1 MEM WB
/ EX MEM WB
/ ID / EX MEM WB
Fig. 9.8: Flushing with load-interlocks
Flushing can take up to 7 cycles. Therefore, generating the speciﬁcation consists
of linking the following segments:
• setting the stall-register and clearing the branch-ﬂag if no branch is in the
EX-stage, see below;
• 7 times the structural pipelined description, and
• the sequential (behavioral) description of the instruction set.
The branch-ﬂag is set iﬀ a branch terminating the ID-stage is taken, i.e., it can
only be set if the operation in the EX-stage is a branch. Otherwise an impossible
initial state is assumed, which leads to a false negative. Note that the necessity
of this additional annotation was detected automatically, i.e., the designer got
the hint by the false negative.
One instruction is fetched before ﬂushing in the implementation. But this
instruction needs not be fetched in the ﬁrst cycle. There might be a stall due to
a load interlock or a taken branch, which delays the instruction fetch. Therefore,
the worst case number of cycles to simulate is 9.
Example 9.5
Fig. 9.9 gives an example, where fetching one instruction and ﬂushing afterwards
takes 9 cycles. The branch is taken.
The cycle has to be determined, when the instruction is fetched and ﬂushing
has to begin. No instruction is fetched during a load-interlock. Furthermore, an
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ADD · · ·
BEQZ R3,· · ·
LOAD R3,(400)R2
LOAD R2,(400)R1 MEM WB
/ EX MEM WB
/ / / ID
/ IF ID EX MEM WB
Fig. 9.9: Worst case number of cycles for fetching one instruction and ﬂushing
instruction fetched is not executed after a taken branch. Therefore, an annotation
is required each time after the ﬁrst cycles, which sets the stall-register only if
no taken branch or jump is in the EX-stage and no load-interlock occurred. An
instruction fetched is not squeezed at least after three cycles. Flushing can begin
at the latest after 5 cycles. The implementation consists of linking:
• clearing the branch-ﬂag if no branch is in the EX-stage;
• 5 times
– the structural pipelined description followed by
– an annotation setting the stall-input if there was no taken branch,
jump, or load-interlock;5
• 4 times the structural pipelined description.
5It is not necessary to test all these conditions in each of the 5 cycles. Therefore, the actual
implementation of the ﬂushing is slightly simpler.
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9.6 Interpreted Functions
Table 9.1 summarizes the functions interpreted currently by the symbolic sim-
ulator. Functions deﬁned in LLS, but not listed in Tab. 9.1 are considered as
uninterpreted functions. The same holds for user-deﬁned functions.6 A detailed
description of the functions deﬁned in LLS is given in [Hin98b].
A selection of uninterpreted functions is marked during pre-processing. The
second approach for equivalence detection described in section 5.1.2 is applied to
those terms.
The symbolic simulator does not distinguish between registers of type bit-
vector or integer. However, some equivalence detection techniques, particularly
those based on decision diagrams, cannot be used on integers. A solution is to
provide the information about the maximum value of an integer typed register
in the USE-declaration of the LLS-description. Every argument or result of type
vector (v) in Tab. 9.1 can be either a bit-vector or an integer with range informa-
tion. A type mismatch can be resolved in LLS by using the functions BITINT or
INTBIT. These two functions are removed during pre-processing. Therefore, the
functions in Tab 9.1 can have results with diﬀerent types. Note that compatibility
of types is checked in the original description (particularly concerning the bit-
vector length) by the LLS-to-IDS-compiler and by the FDS-to-EDS-translator,
see also [Hin98b].
The main diﬀerences between the functions in Tab. 9.1 and the corresponding
LLS functions in addition to typing are:
• Boolean functions can have only two arguments in LLS. Successive appli-
cations are transformed during pre-processing to allow a faster symbolic
simulation, e.g., (and a (and b c)) becomes (and a b c);
• array-selections in LLS are transformed to read- or store-operations in
the internal data structure of the symbolic simulator. The same holds for
element/slice selections if an index is not a number. An exception are the
two-dimensional concatenations used by the mpx2-function. LLS permits
to select not only an entire word, but also single bits from an array; an
element/slice selection is added in this case, e.g., mem[adr,5] becomes
(read mem adr)[5];
• the two-dimensional concatenation is only used for the mpx2-function.
6With exception of the functions unknown (section 5.8) and violate (section 7.4), which
are not deﬁned in LLS.
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Abbreviations in Tab. 9.1
n only a number permitted
b Boolean
v bit-vector or integer with range information
i integer
vi bit-vector or integer
2dimv two-dimensional vector of integers/bit-vectors (produced by concatenation)
mem memory
Function Arguments Result Example
concatenation vb,vb v 011B3#101B3∼=011101B6
two-dimensional vib,· · · ,vib 2dimv 011B3##101B3
element selection vi,n b (0010B4)[3]∼=0B1
slice selection vi,n,n v (0010B4)[1:0]∼=10B2
array selection read vi,mem vbi see section 4.1.5
array selection store vi,mem,vbi mem see section 4.1.5
addition, carry in/out vb,vb,b v adc(111B3,001B3,1B1)∼=1001B4
addition modulo vb,vb vb addmod(011B3,101B3)∼=000B3
subtraction, carry in/out vb,vb,b v sbb(101B3,101B3,1B1)∼=1111B4
subtraction modulo vb,vb vb submod(101B3,110B3)∼=111B3
incrementation-with-carry vb v inc(111B3)∼=1000B4
incrementation modulo vb vb incmod(100B3)∼=101B3
decrementation modulo vb vb decmod(100B3)∼=011B3
plus i,i i 4+3∼=7
minus i,i i 4-3∼=1
multiplication vb,vb v 010B3∗011B3∼=000110B6
right shift b,vb vb rsh(1B1,011B3)∼=101B3
left shift vb,b vb lsh(011B3,0B1)∼=110B3
rotate left vb vb rol(011B3)∼=110B3
rotate right vb vb ror(011B3)∼=101B3
multiplexer v,vb b mpx1(0010B4,11B2)∼=0B1
two-dimensional 2dimv,vib vib mpx2(001B3##100B3,1B1)∼=100B3
= vib,vib b (101B3=011B3)∼=0B1
= vib,vib b (101B3 =011B3)∼=1B1
> vib,vib b (101B3>011B3)∼=1B1
< vib,vib b (101B3<011B3)∼=0B1
≥ vib,vib b (101B3≥011B3)∼=1B1
≤ vib,vib b (101B3≤011B3)∼=0B1
Boolean and b,· · · ,b b 1B1&0B1&1B1 ∼= 0B1
Boolean or b,· · · ,b b 1B1|0B1|1B1 ∼= 1B1
Boolean exor b,· · · ,b b 1B1⊕0B1⊕1B1 ∼= 0B1
Boolean negation b b ∼1B1 ∼= 0B1
Boolean and on vectors v,· · · ,v v 101B3&001B3 ∼= 001B3
Boolean or on vectors v,· · · ,v v 101B3|001B3 ∼= 101B3
Boolean exor on vectors v,· · · ,v v 101B3⊕001B3 ∼= 100B3
Boolean neg. on a vector v v ∼101B3 ∼= 010B3
violate vib,vib b see section 7.4
unknown vib vib unknown(42)
Tab. 9.1: Types of functions. Examples partly taken from [ES92]
136 CHAPTER 9 Appendix
9.7 Properties of EqvClasses, CondBits, RegVals,
and Term Representatives
Tab. 9.2 to Tab. 9.5 summarize the most important properties of RegVals, Term
Representatives, EqvClasses, and CondBits during symbolic simulation.
Property Description
WORD-CONN-WITH term assigned on current path
EQC EqvClass of RegVal
LENGTH number of bits of register
NR index of RegVal; 0 for initial RegVal
terms, which are bit-selections of the RegVal; the number
corresponds to the number of the bit; example: the property
3 of term reg is the Term Representative of reg[3],
0,1,2,3,...
see also section 5.7;
ORG-REG corresponding initial RegVal
PRIMED-SPEC last RegVal of this register in speciﬁcation
PRIMED-IMPL or implementation (only marked at initial RegVals)
STORES-SPEC store-operations to this memory (RegVal) in speciﬁcation/
STORES-IMPL implementation (only marked at initial RegVals)
READ-SPEC read-operations from this memory (RegVal) in speciﬁcation/
READ-IMPL implementation (only marked at initial RegVals)
Tab. 9.2: Properties of RegVals
Property Description
EQC EqvClass of term
ﬂag indicating if term has been already found
TERM-ALREADY-FOUND
on current path
LENGTH number of bits of term
CONST-IN-ARITH-EXPR see section 5.3
POS-ARGS-IN-ARITH-EXPR see section 5.3
NEG-ARGS-IN-ARITH-EXPR see section 5.3
POS-SYM-BIT-IS positive-bit-equivalent, see section 5.2
NEG-SYM-BIT-IS negative-bit-equivalent, see section 5.2
0,1,2,3,.. see corresponding entry in Tab. 9.2
terms are replaced for technical reasons by an arbitrary
chosen distinct variable called Term Representative,
see appendix 9.2; the property ASSOC of these
ASSOC
variables gives the corresponding expression of the term
Tab. 9.3: Properties of terms (Term Representatives)
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Property Description
members of the EqvClass;
MEMBERS
can be RegVals or Term Representatives
constant of the EqvClass; NIL if terms in EqvClass are not
CONSTANT
equivalent to a constant
restrictions of the range of the terms in the EqvClass,
VALUE-BOUNDS
see section 5.5
list of inequivalent EqvClasses; inequivalences between
EqvClasses with constants need not be considered,INEQU
see section 4.3
read-operations, which use one of the RegVals/terms
DEP-READ
of the EqvClass as address, see section 5.9.2
connected areas of bits of the RegVals/terms in the EqvClass,
CAT1-CONST-PARTS
which are equivalent to constants, see section 5.6
Tab. 9.4: Properties of EqvClasses
Property Description
VALUE value of CondBit: undeﬁned, true, or false
condition associated with the CondBit
COND
• a RegVal (length one bit),
• a Term Representative (length one bit), or
• comparison of two Term Representatives or RegVals
Tab. 9.5: Properties of CondBits
9.8 Veriﬁcation Approach of Burch/Dill
for Systems with Pipelining
Fig. 9.10 demonstrates the veriﬁcation of a system with pipelining by the ap-
proach of [BD94]. An old implementation state is transformed in two manners
into a new speciﬁcation state. Fimpl and Fspec describe the transition functions,
and Istall/I are arbitrary input combinations stalling/not stalling the processor.
Section 4.1.3 describes the veriﬁcation of a system with pipelining by comparing
two ﬁnite sequences obtained by ﬂushing. Comparing the two new speciﬁcation
states of Fig. 9.10 is basically the same, see for more details section 4.1.3.
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Old
Impl State
Flushed New
Impl State
Flushed Old
Impl State
Old
Spec State
New
Spec State
FImpl(.,IStall)FImpl(.,I)
FImpl(.,IStall)
FSpec(.,I)
proj
proj
WB
MEM
EX
ID
IF
WB
MEM
EX
ID
WB
MEM
EX
WB
MEM WB
WB
MEM
EX
ID
WB
MEM
EX
WB
MEM WB IF ID EX MEM WB
New
Impl State
Fig. 9.10: Illustration of veriﬁcation of systems with pipelining by [BD94]
9.9 Veriﬁcation of the MPA example
Fig. 9.11 summarizes the transformation steps for the veriﬁcation of the MPA
example in section 7.3. The results of Tab. 7.4 refer to the equivalence checks
indicated by the two bold arrows in Fig. 9.11.
9.10 Rejected or Improved Implementation
Details
The following list describes implementation details which have been either tested
and rejected, or which have been improved during the development of the sym-
bolic simulator:
• initially, the general procedure for unifying two EqvClasses was applied
also if the union operation was due to an assignment. Practically, this
union operation is signiﬁcantly simpler because the EqvClass of the RegVal
on the left-hand side of the assignment is guaranteed to be not modiﬁed
previously, see section 4.3;
• single-bit-selections are considered as functions with only one argument
for equivalence detection. The second argument, i.e., the number of the
9.10 Rejected or Improved Implementation Details 139
Specification
LLS/IDS
one
instruction
Impl.
rtl (behavioral)
LLS/IDS
Impl.
rtl (behavioral)
VHDL
Impl.
gate
VHDL
IDS2VHDL
Synopsys
Design
Compiler
Impl.
gate
LLS/IDS
SYN2IDS
Impl.
gate
sequence
≅
≡
annotating &
replicating
cycle
equivalent
not cycle
equivalent
Fig. 9.11: Veriﬁcation of MPA example
bit to select is a constant and considered in the function symbol, e.g.,
(bit-selection-4 ir) instead of (bit-selection ir 4). This permits
a faster equivalence detection as described in section 5.7;
• applying the general equivalence detection techniques (section 5.1) to mul-
tiplexers is not eﬃcient. A single special if-then-else-clause is used instead
to force a decision about the value of the control bits, see section 5.4;
• initially, it was controlled after each case-split whether a term with domain
2n has been set inequivalent to 2n− 1 constants. The term is equivalent to
the remaining constant in this case. A more eﬃcient procedure is described
in section 5.10;
• the special function unknown was introduced to avoid unnecessary applica-
tions of the general equivalence detection techniques for unspeciﬁed parts,
see section 5.8;
• all constants described as bit-vectors in LLS are translated to integers
during pre-processing (e.g., (CONST 1 1 0) becomes 6) to permit a faster
comparison of constants and to reduce the size of the descriptions to sim-
ulate, see appendix 9.3;
• the procedure for context saving and alternatives rejected after testing are
described in [Smi98].
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Abbreviations
∼=C see description on page 13
∼=C see description on page 14
≡C see Deﬁnition 2.6 on page 13
≡C see Deﬁnition 2.7 on page 14
*BMD multiplicative binary moment diagram
bit-selection
selection of bits of a term, for example, a[16:8] or
a(16 downto 8) in VHDL-notation
CondBit
Condition-Bit, represents a boolean term which is
used in conditions; value can be true, false, or un-
deﬁned, see section 4.4
condition term
a propositional connective (not, nand, nor, and, or,
xor) applied to a list of CondBits and/or other con-
dition terms, see section 4.4
ctrl-one-bit description see section 5.10
ctrl-zero-bit description see section 5.10
equivalence detection techniques using OBDD-
dd-check
vectors, see chapter 6
cutpoint used to simplify a dd-check,
dd-cutpoint
see section 6.2
EDS
equchecker description structure, input format to
the symbolic simulator, see section 4.1.2
equivalent see ∼=C
EqvClass equivalence class, see section 2.6
intermediate data structure/format,
IDS
see section 4.1.2
inequivalent see ∼=C
LLS
language of labelled segments, the input description
language, see section 4.1.1
negative-bit-equivalent
equivalence information of a bit; used to detect
equivalences of Boolean terms and concatenations,
see section 5.2 and 5.6
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OBDD ordered binary decision diagram
positive-bit-equivalent see negative-bit-equivalent
relevant memory state for a read-operation,
read access
see section 5.9.2
RegVal
register value; diﬀerent symbolic register values are
introduced for the initial register value and after
each assignment to a register, see section 4.1.4
representative for a sub-expression, which occurs
multiple times in other expressions; used to avoid
repeated evaluation of the sub-expression,
simulation-cutpoint
see appendix 9.3
STE Symbolic Trajectory Evaluation, see section 3.2
SVC Stanford Validity Checker, see section 3.3
compiles a subset of the VHDL-output of the
SYN2IDS translator
Synopsys©R Design CompilerTM to IDS-format
arbitrary chosen distinct variable which represents
Term Representative
a term; used for technical reasons, see appendix 9.2
OBDD-package developed at
TUDD-package
Darmstadt University of Technology
valuebound
information about the range of a term; used to de-
tect equivalences of comparisons, i.e., >, <, >=,
and <=, see section 5.5
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